Electronic Components Datasheet Search |
|
FS7140-01G-XTP Datasheet(PDF) 6 Page - ON Semiconductor |
|
FS7140-01G-XTP Datasheet(HTML) 6 Page - ON Semiconductor |
6 / 19 page FS714x Then: R1 (from CLKP and CLKN output to VDD) = RLOAD * VDD / VHI = 75 * 3.3 / 2.4 = 103 ohms R2 (from CLKP and CLKN output to GND) = RLOAD * VDD / (VDD - VHI) = 75 * 3.3 / (3.3 - 2.4) = 275 ohms Rprgm (from VDD to IPRG pin) = 26 * (VDD * RLOAD) / (VHI - VLO) / 3 = 26 * (3.3 * 75) / (2.4 - 1.6) / 3 = 2.68 Kohms 4.3 SYNC Circuitry The FS7145 supports nearly instantaneous adjustment of the output CLK phase by the SYNC input. Either edge direction of SYNC (positive-going or negative-going) is supported. Example (positive-going SYNC selected): Upon the negative edge of SYNC input, a sequence begins to stop the CLK output. Upon the positive edge, CLK resumes operation, synchronized to the phase of the SYNC input (plus a deterministic delay). This is performed by control of the device post-divider. Phase resolution equal to ½ of the VCO period can be achieved (approximately down to 2ns). 5.0 I 2C-bus Control Interface This device is a read/write slave device meeting all Philips I 2C-bus specifications except a "general call." The bus has to be controlled by a master device that generates the serial clock SCL, controls bus access and generates the START and STOP conditions while the device works as a slave. Both master and slave can operate as a transmitter or receiver, but the master device determines which mode is activated. A device that sends data onto the bus is defined as the transmitter, and a device receiving data as the receiver. I 2C-bus logic levels noted herein are based on a percentage of the power supply (VDD). A logic-one corresponds to a nominal voltage of VDD, while a logic-zero corresponds to ground (VSS). 5.1 Bus Conditions Data transfer on the bus can only be initiated when the bus is not busy. During the data transfer, the data line (SDA) must remain stable whenever the clock line (SCL) is high. Changes in the data line while the clock line is high will be interpreted by the device as a START or STOP condition. The following bus conditions are defined by the I 2C-bus protocol. 5.1.1. Not Busy Both the data (SDA) and clock (SCL) lines remain high to indicate the bus is not busy. 5.1.2. START Data Transfer A high to low transition of the SDA line while the SCL input is high indicates a START condition. All commands to the device must be preceded by a START condition. Rev. 5 | Page 6 of 19 | www.onsemi.com |
Similar Part No. - FS7140-01G-XTP |
|
Similar Description - FS7140-01G-XTP |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |