Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

SN54ACT8990 Datasheet(PDF) 11 Page - Texas Instruments

Click here to check the latest version.
Part # SN54ACT8990
Description  TEST-BUS CONTROLLERS IEEE STD 1149.1 JTAG TAP MASTERS WITH 16-BIT GENERIC HOST INTERFACES
Download  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

SN54ACT8990 Datasheet(HTML) 11 Page - Texas Instruments

Back Button SN54ACT8990 Datasheet HTML 7Page - Texas Instruments SN54ACT8990 Datasheet HTML 8Page - Texas Instruments SN54ACT8990 Datasheet HTML 9Page - Texas Instruments SN54ACT8990 Datasheet HTML 10Page - Texas Instruments SN54ACT8990 Datasheet HTML 11Page - Texas Instruments SN54ACT8990 Datasheet HTML 12Page - Texas Instruments SN54ACT8990 Datasheet HTML 13Page - Texas Instruments SN54ACT8990 Datasheet HTML 14Page - Texas Instruments SN54ACT8990 Datasheet HTML 15Page - Texas Instruments  
Zoom Inzoom in Zoom Outzoom out
 11 / 15 page
background image
SN54ACT8990, SN74ACT8990
TEST-BUS CONTROLLERS
IEEE STD 1149.1 (JTAG) TAP MASTERS WITH 16-BIT GENERIC HOST INTERFACES
SCAS190E – JUNE 1990 – REVISED JANUARY 1997
11
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PARAMETER MEASUREMENT INFORMATION
th
tsu
From Output
Under Test
CL = 50 pF
LOAD CIRCUIT
S1
VCC
Open
GND
1 k
tPLH/tPHL
tPLZ/tPZL
tPHZ/tPZH
Open
VCC
GND
Output
Control
(high-level
enabling)
Output
Waveform 1
S1 at VCC
(see Note B)
Output
Waveform 2
S1 at GND
(see Note B)
VOL
VOH
tPZL
tPZH
tPLZ
tPHZ
1.5 V
1.5 V
≈ VCC
0 V
50% VCC
≈ 0 V
3 V
Data Input
Timing Input
1.5 V
3 V
0 V
1.5 V
1.5 V
3 V
0 V
3 V
0 V
1.5 V
1.5 V
tw
Input
(see Note A)
50% VCC
10% VCC
90% VCC
tPLH
tPHL
1.5 V
1.5 V
3 V
0 V
50% VCC
50% VCC
VOH
VOL
Input
Output
VOLTAGE WAVEFORMS
PULSE DURATION
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
TEST
S1
NOTES: A. CL includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR
≤ 10 MHz, ZO = 50 Ω, tr ≤ 3 ns, tf ≤ 3 ns.
For testing pulse duration: tr = tf = 1 to 3 ns. Pulse polarity can be either high-to-low-to-high or low-to-high-to-low.
D. The outputs are measured one at a time with one transition per measurement.
Figure 1. Load Circuit and Voltage Waveforms


Similar Part No. - SN54ACT8990

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
SN54ACT8990 TI-SN54ACT8990 Datasheet
308Kb / 15P
[Old version datasheet]   TEST-BUS CONTROLLERS IEEE STD 1149.1 (JTAG) TAP MASTERS WITH 16-BIT GENERIC HOST INTERFACES
SN54ACT8990 TI-SN54ACT8990_07 Datasheet
308Kb / 15P
[Old version datasheet]   TEST-BUS CONTROLLERS IEEE STD 1149.1 (JTAG) TAP MASTERS WITH 16-BIT GENERIC HOST INTERFACES
More results

Similar Description - SN54ACT8990

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
SN54ACT8990 TI-SN54ACT8990_07 Datasheet
308Kb / 15P
[Old version datasheet]   TEST-BUS CONTROLLERS IEEE STD 1149.1 (JTAG) TAP MASTERS WITH 16-BIT GENERIC HOST INTERFACES
SN54LVT8980 TI-SN54LVT8980_06 Datasheet
576Kb / 37P
[Old version datasheet]   EMBEDDED TEST-BUS CONTROLLERS IEEE STD 1149.1 (JTAG) TAP MASTERS WITH 8-BIT GENERIC HOST INTERFACES
SN54LVT8980 TI-SN54LVT8980 Datasheet
495Kb / 34P
[Old version datasheet]   EMBEDDED TEST-BUS CONTROLLERS IEEE STD 1149.1 JTAG TAP MASTERS WITH 8-BIT GENERIC HOST INTERFACES
SN74LVT8980A-EP TI1-SN74LVT8980A-EP Datasheet
828Kb / 37P
[Old version datasheet]   EMBEDDED TEST-BUS CONTROLLER IEEE STD 1149.1 (JTAG) TAP MASTERS WITH 8-BIT GENERIC HOST INTERFACES
SN54LVT8980A TI-SN54LVT8980A Datasheet
575Kb / 35P
[Old version datasheet]   EMBEDDED TEST-BUS CONTROLLERS IEEE STD 1149.1 (JTAG) TAP MASTER WITH 8-BIT GENERIC HOST INTERFACES
SN54ABT8996 TI-SN54ABT8996 Datasheet
564Kb / 40P
[Old version datasheet]   10-BIT ADDRESSABLE SCAN PORTS MULTIDROP-ADDRESSABLE IEEE STD 1149.1 JTAG TAP TRANSCEIVERS
SN54ABT8996 TI1-SN54ABT8996_15 Datasheet
741Kb / 46P
[Old version datasheet]   10-BIT ADDRESSABLE SCAN PORTS MULTIDROP-ADDRESSABLE IEEE STD 1149.1 (JTAG) TAP TRANSCEIVERS
logo
Xilinx, Inc
XQ18V04 XILINX-XQ18V04_03 Datasheet
155Kb / 15P
   IEEE Std 1149.1 boundary-scan (JTAG) support
logo
Texas Instruments
SN54ACT8997 TI-SN54ACT8997 Datasheet
335Kb / 28P
[Old version datasheet]   SCAN-PATH LINKERS WITH 4-BIT IDENTIFICATION BUSES SCAN-CONTROLLED IEEE STD 1149.1 JTAG TAP CONCATENATORS
SN54ACT8999 TI1-SN54ACT8999 Datasheet
435Kb / 29P
[Old version datasheet]   SCAN-PATH SELECTORS WITH 8-BIT BIDIRECTIONAL DATA BUSES SCAN-CONTROLLED IEEE STD 1149.1 (JTAG) TAP MULTIPLEXERS
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com