Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

PE43701 Datasheet(PDF) 8 Page - Peregrine Semiconductor Corp.

Part # PE43701
Description  50 廓 RF Digital Attenuator 7-bit, 31.75 dB, DC-4.0 GHz
Download  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PEREGRINE [Peregrine Semiconductor Corp.]
Direct Link  http://www.peregrine-semi.com
Logo PEREGRINE - Peregrine Semiconductor Corp.

PE43701 Datasheet(HTML) 8 Page - Peregrine Semiconductor Corp.

Back Button PE43701 Datasheet HTML 4Page - Peregrine Semiconductor Corp. PE43701 Datasheet HTML 5Page - Peregrine Semiconductor Corp. PE43701 Datasheet HTML 6Page - Peregrine Semiconductor Corp. PE43701 Datasheet HTML 7Page - Peregrine Semiconductor Corp. PE43701 Datasheet HTML 8Page - Peregrine Semiconductor Corp. PE43701 Datasheet HTML 9Page - Peregrine Semiconductor Corp. PE43701 Datasheet HTML 10Page - Peregrine Semiconductor Corp. PE43701 Datasheet HTML 11Page - Peregrine Semiconductor Corp. PE43701 Datasheet HTML 12Page - Peregrine Semiconductor Corp. Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 13 page
background image
Product Specification
PE43701
Page 8 of 13
©2008-2009 Peregrine Semiconductor Corp. All rights reserved.
Document No. 70-0243-04
│ UltraCMOS™ RFIC Solutions
Programming Options
Parallel/Serial Selection
Either a parallel or serial interface can be used to
control the PE43701. The P/S bit provides this
selection, with P/S=LOW selecting the parallel
interface and P/S=HIGH selecting the serial
interface.
Parallel Mode Interface
The parallel interface consists of seven CMOS-
compatible control lines that select the desired
attenuation state, as shown in Table 7.
The parallel interface timing requirements are
defined by Fig. 21 (Parallel Interface Timing
Diagram), Table 12 (Parallel Interface AC
Characteristics), and switching speed (Table 1).
For latched-parallel programming the Latch
Enable (LE) should be held LOW while changing
attenuation state control values, then pulse LE
HIGH to LOW (per Fig. 21) to latch new
attenuation state into device.
For direct parallel programming, the Latch Enable
(LE) line should be pulled HIGH. Changing
attenuation state control values will change device
state to new attenuation. Direct Mode is ideal for
manual control of the device (using hardwire,
switches, or jumpers).
Serial-Addressable Interface
The serial-addressable interface is a 16-bit serial-
in, parallel-out shift register buffered by a
transparent latch. The 16-bits make up two words
comprised of 8-bits each. The first word is the
Attenuation Word, which controls the state of the
DSA. The second word is the Address Word,
which is compared to the static (or programmed)
logical states of the A0, A1 and A2 digital inputs. If
there is an address match, the DSA changes
state; otherwise its current state will remain
unchanged. Fig. 20 illustrates a example timing
diagram for programming a state. It is
recommended that all parallel control inputs be
grounded when the DSA is used in Serial Mode.
The serial-addressable interface is controlled
using three CMOS-compatible signals: Serial-In
(SI), Clock (CLK), and Latch Enable (LE). The SI
and CLK inputs allow data to be serially entered
into the shift register. Serial data is clocked in
LSB first, beginning with the attenuation word.
The shift register must be loaded while LE is held
LOW to prevent the attenuator value from
changing as data is entered. The LE input should
then be toggled HIGH and brought LOW again,
latching the new data into the DSA. Address word
and attenuation word truth tables are listed in
Table 8 & Table 9, respectively. A programming
example of the serial-addressable register is
illustrated in Table 10. The serial-addressable
timing diagram is illustrated in Fig. 20.
Power-up Control Settings
The PE43701 will always initialize to the maximum
attenuation setting (31.75 dB) on power-up for
both the serial-addressable and latched-parallel
modes of operation and will remain in this setting
until the user latches in the next programming
word. In direct-parallel mode, the DSA can be
preset to any state within the 31.75 dB range by
pre-setting the parallel control pins prior to power-
up. In this mode, there is a 400-
µs delay between
the time the DSA is powered-up to the time the
desired state is set. During this power-up delay,
the device attenuates to the maximum attenuation
setting (31.75 dB) before defaulting to the user
defined state. If the control pins are left floating in
this mode during power-up, the device will default
to the minimum attenuation setting (insertion loss
state).


Similar Part No. - PE43701

ManufacturerPart #DatasheetDescription
logo
Peregrine Semiconductor
PE43701 PSEMI-PE43701 Datasheet
413Kb / 13P
   RF Digital Attenuator
PE43701 PSEMI-PE43701_14 Datasheet
991Kb / 13P
   50 廓 RF Digital Attenuator
More results

Similar Description - PE43701

ManufacturerPart #DatasheetDescription
logo
Peregrine Semiconductor...
PE43072 PEREGRINE-PE43072 Datasheet
464Kb / 11P
   50 廓 RF Digital Attenuator 7-bit, 31.75 dB, DC-4.0 GHz
PE43073 PEREGRINE-PE43073 Datasheet
452Kb / 15P
   50 廓 RF Digital Attenuator 7-bit, Product Description 31.75 dB, DC-6.0 GHz
PE4306 PEREGRINE-PE4306 Datasheet
451Kb / 11P
   50 廓 RF Digital Attenuator 5-bit, 31 dB, DC - 4.0 GHz
PE4309 PEREGRINE-PE4309_07 Datasheet
337Kb / 9P
   50 廓 RF Digital Attenuator 6-bit, 31.5 dB, DC-4.0 GHz
PE4305 PEREGRINE-PE4305 Datasheet
457Kb / 11P
   50 廓 RF Digital Attenuator 5-bit, 15.5 dB, DC - 4.0 GHz
logo
Peregrine Semiconductor
PE43705 PSEMI-PE43705 Datasheet
711Kb / 18P
   RF Digital Step Attenuator, 7-bit, 31.75 dB 50 MHz ??8 GHz
PE43705 PSEMI-PE43705_15 Datasheet
711Kb / 18P
   UltraCMOS RF Digital Step Attenuator, 7-bit, 31.75 dB 50 MHz - 8 GHz
logo
Peregrine Semiconductor...
PE4302 PEREGRINE-PE4302 Datasheet
470Kb / 11P
   50 -RF Digital Attenuator 6-bit, 31.5 dB, DC - 4.0 GHz
PE4306 PEREGRINE-PE4306_08 Datasheet
454Kb / 11P
   50 RF Digital Attenuator 5-bit, 31 dB, DC - 4.0 GHz
logo
Peregrine Semiconductor
PE43703MLI-Z PSEMI-PE43703MLI-Z Datasheet
1Mb / 15P
   50 廓 RF Digital Attenuator 7-bit, 31.75 dB, 9 kHz - 6000 MHz VssEXT option
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com