Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

A54SX72A-1BGG208M Datasheet(PDF) 11 Page - Actel Corporation

Part # A54SX72A-1BGG208M
Description  SX-A Family FPGAs
Download  108 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ACTEL [Actel Corporation]
Direct Link  http://www.actel.com
Logo ACTEL - Actel Corporation

A54SX72A-1BGG208M Datasheet(HTML) 11 Page - Actel Corporation

Back Button A54SX72A-1BGG208M Datasheet HTML 7Page - Actel Corporation A54SX72A-1BGG208M Datasheet HTML 8Page - Actel Corporation A54SX72A-1BGG208M Datasheet HTML 9Page - Actel Corporation A54SX72A-1BGG208M Datasheet HTML 10Page - Actel Corporation A54SX72A-1BGG208M Datasheet HTML 11Page - Actel Corporation A54SX72A-1BGG208M Datasheet HTML 12Page - Actel Corporation A54SX72A-1BGG208M Datasheet HTML 13Page - Actel Corporation A54SX72A-1BGG208M Datasheet HTML 14Page - Actel Corporation A54SX72A-1BGG208M Datasheet HTML 15Page - Actel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 108 page
background image
SX-A Family FPGAs
v5.3
1-7
Other Architectural Features
Technology
The Actel SX-A family is implemented on a high-voltage,
twin-well CMOS process using 0.22
μ /0.25 μ design
rules. The metal-to-metal antifuse is comprised of a
combination of amorphous silicon and dielectric material
with barrier metals and has a programmed ('on' state)
resistance of 25
Ω with capacitance of 1.0 fF for low
signal impedance.
Performance
The unique architectural features of the SX-A family
enable the devices to operate with internal clock
frequencies of 350 MHz, causing very fast execution of
even complex logic functions. The SX-A family is an
optimal
platform
upon
which
to
integrate
the
functionality previously contained in multiple complex
programmable logic devices (CPLDs). In addition, designs
that previously would have required a gate array to meet
performance goals can be integrated into an SX-A device
with dramatic improvements in cost and time-to-market.
Using timing-driven place-and-route tools, designers can
achieve highly deterministic device performance.
User Security
Reverse engineering is virtually impossible in SX-A
devices because it is extremely difficult to distinguish
between programmed and unprogrammed antifuses. In
addition, since SX-A is a nonvolatile, single-chip solution,
there is no configuration bitstream to intercept at device
power-up.
The Actel FuseLock advantage ensures that unauthorized
users will not be able to read back the contents of an
Actel antifuse FPGA. In addition to the inherent
strengths of the architecture, special security fuses that
prevent internal probing and overwriting are hidden
throughout the fabric of the device. They are located
where they cannot be accessed or bypassed without
destroying access to the rest of the device, making both
invasive and more-subtle noninvasive attacks ineffective
against Actel antifuse FPGAs.
Look for this symbol to ensure your valuable IP is secure
(Figure 1-11).
For more information, refer to Actel’s Implementation of
Security in Actel Antifuse FPGAs application note.
I/O Modules
For a simplified I/O schematic, refer to Figure 1 in the
application note, Actel eX, SX-A, and RTSX-S I/Os.
Each user I/O on an SX-A device can be configured as an
input, an output, a tristate output, or a bidirectional pin.
Mixed I/O standards can be set for individual pins,
though this is only allowed with the same voltage as the
input. These I/Os, combined with array registers, can
achieve clock-to-output-pad timing as fast as 3.8 ns, even
without the dedicated I/O registers. In most FPGAs, I/O
cells
that
have
embedded
latches
and
flip-flops,
requiring instantiation in HDL code; this is a design
complication not encountered in SX-A FPGAs. Fast pin-
to-pin timing ensures that the device is able to interface
with any other device in the system, which in turn
enables parallel design of system components and
reduces overall design time. All unused I/Os are
configured as tristate outputs by the Actel Designer
software, for maximum flexibility when designing new
boards or migrating existing designs.
SX-A I/Os should be driven by high-speed push-pull
devices with a low-resistance pull-up device when being
configured as tristate output buffers. If the I/O is driven
by a voltage level greater than VCCI and a fast push-pull
device is NOT used, the high-resistance pull-up of the
driver and the internal circuitry of the SX-A I/O may
create a voltage divider. This voltage divider could pull
the input voltage below specification for some devices
connected to the driver. A logic '1' may not be correctly
presented in this case. For example, if an open drain
driver is used with a pull-up resistor to 5 V to provide the
logic '1' input, and VCCI is set to 3.3 V on the SX-A device,
the input signal may be pulled down by the SX-A input.
Each I/O module has an available power-up resistor of
approximately 50 k
Ω that can configure the I/O in a
known state during power-up. For nominal pull-up and
pull-down resistor values, refer to Table 1-4 on page 1-8
of the application note Actel eX, SX-A, and RTSX-S I/Os.
Just slightly before VCCA reaches 2.5 V, the resistors are
disabled, so the I/Os will be controlled by user logic. See
Table 1-2 on page 1-8 and Table 1-3 on page 1-8 for
more information concerning available I/O features.
Figure 1-11 • FuseLock
e
u


Similar Part No. - A54SX72A-1BGG208M

ManufacturerPart #DatasheetDescription
logo
List of Unclassifed Man...
A54SX72A-1BG208 ETC1-A54SX72A-1BG208 Datasheet
720Kb / 108P
   SX-A Family FPGAs
A54SX72A-1BG208A ETC1-A54SX72A-1BG208A Datasheet
720Kb / 108P
   SX-A Family FPGAs
A54SX72A-1BG208B ETC1-A54SX72A-1BG208B Datasheet
720Kb / 108P
   SX-A Family FPGAs
A54SX72A-1BG208I ETC1-A54SX72A-1BG208I Datasheet
720Kb / 108P
   SX-A Family FPGAs
A54SX72A-1BG208M ETC1-A54SX72A-1BG208M Datasheet
720Kb / 108P
   SX-A Family FPGAs
More results

Similar Description - A54SX72A-1BGG208M

ManufacturerPart #DatasheetDescription
logo
Actel Corporation
A54SX08A-FTQG144 ACTEL-A54SX08A-FTQG144 Datasheet
823Kb / 108P
   SX-A Family FPGAs
A54SX08A-FTQ144 ACTEL-A54SX08A-FTQ144 Datasheet
828Kb / 108P
   SX-A Family FPGAs
logo
List of Unclassifed Man...
A54SX08A ETC1-A54SX08A Datasheet
720Kb / 108P
   SX-A Family FPGAs
logo
Actel Corporation
A54SX72A-CQ256 ACTEL-A54SX72A-CQ256 Datasheet
823Kb / 108P
   SX-A Family FPGAs
A54SX16A-TQ100 ACTEL-A54SX16A-TQ100 Datasheet
824Kb / 108P
   SX-A Family FPGAs
A54SX08 ACTEL-A54SX08 Datasheet
503Kb / 64P
   SX Family FPGAs
A54SX32A-1CQ208M ACTEL-A54SX32A-1CQ208M Datasheet
455Kb / 50P
   HiRel SX-A Family FPGAs
A54SX16A-PQG208A ACTEL-A54SX16A-PQG208A Datasheet
515Kb / 68P
   SX-A Automotive Family FPGAs
A54SX32-TQ144 ACTEL-A54SX32-TQ144 Datasheet
504Kb / 64P
   SX Family FPGAs
A54SX08-TQ176 ACTEL-A54SX08-TQ176 Datasheet
504Kb / 64P
   SX Family FPGAs
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com