Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

A54SX16P-3BG208PP Datasheet(PDF) 9 Page - Actel Corporation

Part # A54SX16P-3BG208PP
Description  SX Family FPGAs
Download  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ACTEL [Actel Corporation]
Direct Link  http://www.actel.com
Logo ACTEL - Actel Corporation

A54SX16P-3BG208PP Datasheet(HTML) 9 Page - Actel Corporation

Back Button A54SX16P-3BG208PP Datasheet HTML 5Page - Actel Corporation A54SX16P-3BG208PP Datasheet HTML 6Page - Actel Corporation A54SX16P-3BG208PP Datasheet HTML 7Page - Actel Corporation A54SX16P-3BG208PP Datasheet HTML 8Page - Actel Corporation A54SX16P-3BG208PP Datasheet HTML 9Page - Actel Corporation A54SX16P-3BG208PP Datasheet HTML 10Page - Actel Corporation A54SX16P-3BG208PP Datasheet HTML 11Page - Actel Corporation A54SX16P-3BG208PP Datasheet HTML 12Page - Actel Corporation A54SX16P-3BG208PP Datasheet HTML 13Page - Actel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 64 page
background image
SX Family FPGAs
v3.2
1-5
DirectConnect is a horizontal routing resource that
provides connections from a C-cell to its neighboring R-
cell in a given SuperCluster. DirectConnect uses a
hardwired signal path requiring no programmable
interconnection to achieve its fast signal propagation
time of less than 0.1 ns.
FastConnect enables horizontal routing between any
two logic modules within a given SuperCluster and
vertical routing with the SuperCluster immediately
below it. Only one programmable connection is used in a
FastConnect
path,
delivering
maximum
pin-to-pin
propagation of 0.4 ns.
In addition to DirectConnect and FastConnect, the
architecture makes use of two globally oriented routing
resources known as segmented routing and high-drive
routing. The Actel segmented routing structure provides
a variety of track lengths for extremely fast routing
between SuperClusters. The exact combination of track
lengths and antifuses within each path is chosen by the
100 percent automatic place-and-route software to
minimize signal propagation delays.
The Actel high-drive routing structure provides three
clock networks. The first clock, called HCLK, is hardwired
from the HCLK buffer to the clock select multiplexer
(MUX) in each R-cell. This provides a fast propagation
path for the clock signal, enabling the 3.7 ns clock-to-out
(pin-to-pin)
performance
of
the
SX
devices.
The
hardwired clock is tuned to provide clock skew as low as
0.25 ns. The remaining two clocks (CLKA, CLKB) are
global clocks that can be sourced from external pins or
from internal logic signals within the SX device.
Other Architectural Features
Technology
The Actel SX family is implemented on a high-voltage
twin-well CMOS process using 0.35 µ design rules. The
metal-to-metal antifuse is made up of a combination of
amorphous silicon and dielectric material with barrier
metals and has a programmed ("on" state) resistance of
25
Ω with a capacitance of 1.0 fF for low signal impedance.
Performance
The combination of architectural features described
above enables SX devices to operate with internal clock
frequencies exceeding 300 MHz, enabling very fast
execution of even complex logic functions. Thus, the SX
family is an optimal platform upon which to integrate
the functionality previously contained in multiple CPLDs.
In addition, designs that previously would have required
a gate array to meet performance goals can now be
integrated
into
an
SX
device
with
dramatic
improvements in cost and time to market. Using timing-
driven place-and-route tools, designers can achieve
highly
deterministic
device
performance.
With
SX
devices, designers do not need to use complicated
performance-enhancing design techniques such as the
use of redundant logic to reduce fanout on critical nets
or the instantiation of macros in HDL code to achieve
high performance.
I/O Modules
Each I/O on an SX device can be configured as an input,
an output, a tristate output, or a bidirectional pin.
Even without the inclusion of dedicated I/O registers,
these I/Os, in combination with array registers, can
achieve clock-to-out (pad-to-pad) timing as fast as 3.7 ns.
I/O cells that have embedded latches and flip-flops
require instantiation in HDL code; this is a design
complication not encountered in SX FPGAs. Fast pin-to-
pin timing ensures that the device will have little trouble
interfacing with any other device in the system, which in
turn enables parallel design of system components and
reduces overall design time.
Power Requirements
The SX family supports 3.3 V operation and is designed
to tolerate 5.0 V inputs. (Table 1-1). Power consumption
is extremely low due to the very short distances signals
are required to travel to complete a circuit. Power
requirements are further reduced because of the small
number of low-resistance antifuses in the path. The
antifuse architecture does not require active circuitry to
hold a charge (as do SRAM or EPROM), making it the
lowest power architecture on the market.
Table 1-1 •
Supply Voltages
Device
VCCA
VCCI
VCCR
Maximum Input Tolerance
Maximum Output Drive
A54SX08
A54SX16
A54SX32
3.3 V
3.3 V
5.0 V
5.0 V
3.3 V
A54SX16-P*
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
5.0 V
5.0 V
3.3 V
3.3 V
5.0 V
5.0 V
5.0 V
5.0 V
Note: *A54SX16-P has three different entries because it is capable of both a 3.3 V and a 5.0 V drive.


Similar Part No. - A54SX16P-3BG208PP

ManufacturerPart #DatasheetDescription
logo
List of Unclassifed Man...
A54SX16P-3BG208PP ETC1-A54SX16P-3BG208PP Datasheet
415Kb / 57P
   54SX Family FPGAs
More results

Similar Description - A54SX16P-3BG208PP

ManufacturerPart #DatasheetDescription
logo
Actel Corporation
A54SX32-TQ144 ACTEL-A54SX32-TQ144 Datasheet
504Kb / 64P
   SX Family FPGAs
A54SX08-TQ176 ACTEL-A54SX08-TQ176 Datasheet
504Kb / 64P
   SX Family FPGAs
A54SX16-P2PQG208 ACTEL-A54SX16-P2PQG208 Datasheet
504Kb / 64P
   SX Family FPGAs
A54SX08A-FTQG144 ACTEL-A54SX08A-FTQG144 Datasheet
823Kb / 108P
   SX-A Family FPGAs
A54SX08A-FTQ144 ACTEL-A54SX08A-FTQ144 Datasheet
828Kb / 108P
   SX-A Family FPGAs
logo
List of Unclassifed Man...
A54SX08A ETC1-A54SX08A Datasheet
720Kb / 108P
   SX-A Family FPGAs
logo
Actel Corporation
A54SX72A-CQ256 ACTEL-A54SX72A-CQ256 Datasheet
823Kb / 108P
   SX-A Family FPGAs
A54SX16A2PQG208 ACTEL-A54SX16A2PQG208 Datasheet
818Kb / 108P
   SX-A Family FPGAs
A54SX16A-TQ100 ACTEL-A54SX16A-TQ100 Datasheet
824Kb / 108P
   SX-A Family FPGAs
A54SX32A-1CQ208M ACTEL-A54SX32A-1CQ208M Datasheet
455Kb / 50P
   HiRel SX-A Family FPGAs
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com