Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

A1425AA-3PG208M Datasheet(PDF) 6 Page - Actel Corporation

Part # A1425AA-3PG208M
Description  Accelerator Series FPGAs - ACT 3Family
Download  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ACTEL [Actel Corporation]
Direct Link  http://www.actel.com
Logo ACTEL - Actel Corporation

A1425AA-3PG208M Datasheet(HTML) 6 Page - Actel Corporation

Back Button A1425AA-3PG208M Datasheet HTML 2Page - Actel Corporation A1425AA-3PG208M Datasheet HTML 3Page - Actel Corporation A1425AA-3PG208M Datasheet HTML 4Page - Actel Corporation A1425AA-3PG208M Datasheet HTML 5Page - Actel Corporation A1425AA-3PG208M Datasheet HTML 6Page - Actel Corporation A1425AA-3PG208M Datasheet HTML 7Page - Actel Corporation A1425AA-3PG208M Datasheet HTML 8Page - Actel Corporation A1425AA-3PG208M Datasheet HTML 9Page - Actel Corporation A1425AA-3PG208M Datasheet HTML 10Page - Actel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 68 page
background image
1-180
Hermetic Device Resources
Pin Description
CLKA
Clock A (Input)
Clock input for clock distribution networks. The Clock input
is buffered prior to clocking the logic modules. This pin can
also be used as an I/O.
CLKB
Clock B (Input)
Clock input for clock distribution networks. The Clock input
is buffered prior to clocking the logic modules. This pin can
also be used as an I/O.
GND
Ground
LOW supply voltage.
HCLK
Dedicated (Hard-wired)
Array Clock (Input)
Clock input for sequential modules. This input is directly
wired to each S-Module and offers clock speeds independent
of the number of S-Modules being driven. This pin can also be
used as an I/O.
I/O
Input/Output (Input, Output)
The I/O pin functions as an input, output, three-state, or
bidirectional buffer. Input and output levels are compatible
with standard TTL and CMOS specifications. Unused I/O pins
are tristated by the Designer Series software.
IOCLK
Dedicated (Hard-wired)
I/O Clock (Input)
Clock input for I/O modules. This input is directly wired to
each I/O module and offers clock speeds independent of the
number of I/O modules being driven. This pin can also be
used as an I/O.
IOPCL
Dedicated (Hard-wired)
I/O Preset/Clear (Input)
Input for I/O preset or clear. This global input is directly
wired to the preset and clear inputs of all I/O registers. This
pin functions as an I/O when no I/O preset or clear macros
are used.
MODE
Mode (Input)
The MODE pin controls the use of diagnostic pins (DCLK,
PRA, PRB, SDI). When the MODE pin is HIGH, the special
functions are active. When the MODE pin is LOW, the pins
function as I/Os. To provide Actionprobe capability, the
MODE pin should be terminated to GND through a 10K
resistor so that the MODE pin can be pulled high when
required.
NC
No Connection
This pin is not connected to circuitry within the device.
PRA
Probe A (Output)
The Probe A pin is used to output data from any user-defined
design node within the device. This independent diagnostic
pin can be used in conjunction with the Probe B pin to allow
real-time diagnostic output of any signal path within the
device. The Probe A pin can be used as a user-defined I/O
when debugging has been completed. The pin’s probe
capabilities can be permanently disabled to protect
programmed design confidentiality. PRA is accessible when
the MODE pin is HIGH. This pin functions as an I/O when the
MODE pin is LOW.
PRB
Probe B (Output)
The Probe B pin is used to output data from any user-defined
design node within the device. This independent diagnostic
pin can be used in conjunction with the Probe A pin to allow
real-time diagnostic output of any signal path within the
device. The Probe B pin can be used as a user-defined I/O
when debugging has been completed. The pin’s probe
capabilities can be permanently disabled to protect
programmed design confidentiality. PRB is accessible when
the MODE pin is HIGH. This pin functions as an I/O when the
MODE pin is LOW.
SDI
Serial Data Input (Input)
Serial
data
input
for
diagnostic
probe
and
device
programming. SDI is active when the MODE pin is HIGH. This
pin functions as an I/O when the MODE pin is LOW.
DCLK
Diagnostic Clock (Input)
Clock input for diagnostic probe and device programming.
DCLK is active when the MODE pin is HIGH. This pin
functions as an I/O when the MODE pin is LOW.
VCC
5 V Supply Voltage
HIGH supply voltage.
Device
Series
Logic
Modules
User I/Os
CPGA
CQFP
Gates
100-pin
133-pin
175-pin
207-pin
257-pin
132-pin
196-pin
256-pin
A1415
200
1500
80
A1425
310
2500
100
100
A1440
564
4000
140
A1460
848
6000
168
168
A14100
1377
10000
228
228


Similar Part No. - A1425AA-3PG208M

ManufacturerPart #DatasheetDescription
logo
Microsemi Corporation
A1425A MICROSEMI-A1425A Datasheet
4Mb / 90P
   Accelerator Series FPGAs ??ACT 3 Family
logo
Actel Corporation
A1425A-1CQ132B ACTEL-A1425A-1CQ132B Datasheet
1Mb / 98P
   HiRel FPGAs
A1425A-1CQ132B ACTEL-A1425A-1CQ132B Datasheet
1Mb / 98P
   Highly Predictable Performance with 100% Automatic Placement and Routing
A1425A-1CQ256B ACTEL-A1425A-1CQ256B Datasheet
1Mb / 98P
   HiRel FPGAs
A1425A-1CQ256C ACTEL-A1425A-1CQ256C Datasheet
1Mb / 98P
   HiRel FPGAs
More results

Similar Description - A1425AA-3PG208M

ManufacturerPart #DatasheetDescription
logo
Microsemi Corporation
A1440A-1VQ100C MICROSEMI-A1440A-1VQ100C Datasheet
4Mb / 90P
   Accelerator Series FPGAs ??ACT 3 Family
logo
Actel Corporation
A1010B-2PL84C ACTEL-A1010B-2PL84C Datasheet
162Kb / 24P
   ACT 1 Series FPGAs
A1020B-PL84C ACTEL-A1020B-PL84C Datasheet
172Kb / 24P
   ACT??1 Series FPGAs
logo
Microsemi Corporation
A1020B-PL68I MICROSEMI-A1020B-PL68I Datasheet
172Kb / 24P
   ACT 1 Series FPGAs
logo
Actel Corporation
A1010B-2PL44I ACTEL-A1010B-2PL44I Datasheet
172Kb / 24P
   ACT 1 Series FPGAs
A1020B-CQ84M ACTEL-A1020B-CQ84M Datasheet
172Kb / 24P
   ACT 1 Series FPGAs
A1010B-2PLG6 ACTEL-A1010B-2PLG6 Datasheet
172Kb / 24P
   ACT 1 Series FPGAs
A1010B-PL68C ACTEL-A1010B-PL68C Datasheet
172Kb / 24P
   ACT??1 Series FPGAs
logo
Microsemi Corporation
A1280A-PL84C MICROSEMI-A1280A-PL84C Datasheet
2Mb / 54P
   ACT 2 Family FPGAs
A1240A-1PG132C MICROSEMI-A1240A-1PG132C Datasheet
2Mb / 54P
   ACT 2 Family FPGAs
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com