Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

A14V15AA-1PQ208B Datasheet(PDF) 9 Page - Actel Corporation

Part # A14V15AA-1PQ208B
Description  Accelerator Series FPGAs - ACT 3Family
Download  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ACTEL [Actel Corporation]
Direct Link  http://www.actel.com
Logo ACTEL - Actel Corporation

A14V15AA-1PQ208B Datasheet(HTML) 9 Page - Actel Corporation

Back Button A14V15AA-1PQ208B Datasheet HTML 5Page - Actel Corporation A14V15AA-1PQ208B Datasheet HTML 6Page - Actel Corporation A14V15AA-1PQ208B Datasheet HTML 7Page - Actel Corporation A14V15AA-1PQ208B Datasheet HTML 8Page - Actel Corporation A14V15AA-1PQ208B Datasheet HTML 9Page - Actel Corporation A14V15AA-1PQ208B Datasheet HTML 10Page - Actel Corporation A14V15AA-1PQ208B Datasheet HTML 11Page - Actel Corporation A14V15AA-1PQ208B Datasheet HTML 12Page - Actel Corporation A14V15AA-1PQ208B Datasheet HTML 13Page - Actel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 68 page
background image
1-183
Accelerator Series FPGAs – ACT 3 Family
I/O Pad Drivers
All pad drivers are capable of being tristate. Each buffer
connects to an associated I/O module with four signals: OE
(Output Enable), IE (Input Enable), DataOut, and DataIn.
Certain special signals used only during programming and
test also connect to the pad drivers: OUTEN (global output
enable), INEN (global input enable), and SLEW (individual
slew selection). See Figure 5.
Special I/Os
The special I/Os are of two types: temporary and permanent.
Temporary special I/Os are used during programming and
testing. They function as normal I/Os when the MODE pin is
inactive. Permanent special I/Os are user programmed as
either normal I/Os or special I/Os. Their function does not
change once the device has been programmed. The
permanent special I/Os consist of the array clock input
buffers (CLKA and CLKB), the hard-wired array clock input
buffer (HCLK), the hard-wired I/O clock input buffer
(IOCLK), and the hard-wired I/O register preset/clear input
buffer (IOPCL). Their function is determined by the I/O
macros selected.
Clock Networks
The ACT 3 architecture contains four clock networks: two
high-performance dedicated clock networks and two general
purpose routed networks. The high-performance networks
function up to 200 MHz, while the general purpose routed
networks function up to 150 MHz.
Dedicated Clocks
Dedicated clock networks support high performance by
providing
sub-nanosecond
skew
and
guaranteed
performance.
Dedicated
clock
networks
contain
no
programming elements in the path from the I/O Pad Driver to
the input of S-modules or I/O modules. There are two
dedicated clock networks: one for the array registers (HCLK),
and one for the I/O registers (IOCLK). The clock networks
are accessed by special I/Os.
Figure 4 • Functional Diagram for I/O Module
D
DATAOUT
D
Q
CLR/PRE
DATAIN
IOCLK
IOPCL
Y
D
Q
CLR/PRE
ODE
MUX
1
0
MUX
1
0
MUX
0
1
MUX
3
0
1
2
S1
S0


Similar Part No. - A14V15AA-1PQ208B

ManufacturerPart #DatasheetDescription
logo
Microsemi Corporation
A14V15A MICROSEMI-A14V15A Datasheet
4Mb / 90P
   Accelerator Series FPGAs ??ACT 3 Family
More results

Similar Description - A14V15AA-1PQ208B

ManufacturerPart #DatasheetDescription
logo
Microsemi Corporation
A1440A-1VQ100C MICROSEMI-A1440A-1VQ100C Datasheet
4Mb / 90P
   Accelerator Series FPGAs ??ACT 3 Family
logo
Actel Corporation
A1010B-2PL84C ACTEL-A1010B-2PL84C Datasheet
162Kb / 24P
   ACT 1 Series FPGAs
A1020B-PL84C ACTEL-A1020B-PL84C Datasheet
172Kb / 24P
   ACT??1 Series FPGAs
logo
Microsemi Corporation
A1020B-PL68I MICROSEMI-A1020B-PL68I Datasheet
172Kb / 24P
   ACT 1 Series FPGAs
logo
Actel Corporation
A1010B-2PL44I ACTEL-A1010B-2PL44I Datasheet
172Kb / 24P
   ACT 1 Series FPGAs
A1020B-CQ84M ACTEL-A1020B-CQ84M Datasheet
172Kb / 24P
   ACT 1 Series FPGAs
A1010B-2PLG6 ACTEL-A1010B-2PLG6 Datasheet
172Kb / 24P
   ACT 1 Series FPGAs
A1010B-PL68C ACTEL-A1010B-PL68C Datasheet
172Kb / 24P
   ACT??1 Series FPGAs
logo
Microsemi Corporation
A1280A-PL84C MICROSEMI-A1280A-PL84C Datasheet
2Mb / 54P
   ACT 2 Family FPGAs
A1240A-1PG132C MICROSEMI-A1240A-1PG132C Datasheet
2Mb / 54P
   ACT 2 Family FPGAs
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com