Input

Generator

50 W

3V

V

O

S1

3V

50%

50%

50%

t

PZL

t

PLZ

10%

» 3V

0V

V

OL

V

I

V

O

R =110

L

W

±1%

CL =50pF ±20%

C IncludesFixture

L

andInstrumentation

Capacitance

D

A

B

DE

V

I

» 3V

S0305-01

Input

Generator

50 W

V

O

1.5V

0V

50%

50%

3V

V

OH

V

OL

50%

10%

50%

t

PLH

t

PHL

t

f

t

r

90%

V

I

V

O

C =15pF 20%

L

±

C IncludesFixture

andInstrumentation

Capacitance

L

A

B

RE

V

I

R

0V

90%

10%

S0306-01

SN65HVD1780

SN65HVD1781

SN65HVD1782

PARAMETER MEASUREMENT INFORMATION (continued)

NOTE: D at 0 V to test non-inverting output, D at 3 V to test inverting output.

Figure 5. Measurement of Driver Enable and Disable Times With Active-Low Output and Pullup Load

Figure 6. Measurement of Receiver Output Rise and Fall Times and Propagation Delays

Copyright © 2007–2008, Texas Instruments Incorporated

Submit Documentation Feedback

9

Product Folder Link(s): SN65HVD1780 SN65HVD1781 SN65HVD1782