Electronic Components Datasheet Search |
|
ACS8527 Datasheet(PDF) 1 Page - Semtech Corporation |
|
ACS8527 Datasheet(HTML) 1 Page - Semtech Corporation |
1 / 22 page Revision 4.01/June 2006 © Semtech Corp. Page 1 www.semtech.com ACS8527 MUXPLL ADVANCED COMMUNICATIONS FINAL Line Card Protection Switch for PDH, SONET or SDH Systems ADVANCED COMMUNICATIONS FINAL DATASHEET The ACS8527 is a highly integrated, single-chip, MUX with PLL solution for protection switching between two SECs (SDH/SONET Equipment Clocks) from Master and Slave SETS (Synchronous Equipment Timing Source) clock cards, for line cards in a PDH, SONET or SDH Network Element. The ACS8527 has fast activity monitors on the inputs and will raise a flag on a pin if there is a loss of activity on the currently selected input. The protection switching between the input reference clock sources is controlled by an external pin. The ACS8527 has two SEC reference clock input ports, configured for expected frequency by setting hardware pins. The ACS8527 can perform frequency translation, converting, for example, an 8 kHz SEC input clock from a backplane into a 155.52 MHz clock for local line cards. The ACS8527 generates two independent SEC clock outputs, one on a LVDS port and one on a TTL/CMOS port, at spot frequencies configured by hardware pins. The spot frequencies range from 1.544 MHz up to 155.52 MHz. The ACS8527 also provides an 8 kHz Frame Sync output and 2 kHz Multi-Frame Sync output. Line card protection switch - partners Semtech SETS devices for Stratum 3E/3/4E/4 PDH, SONET or SDH applications High performance DPLL/APLL solution Output jitter compliant to STM-1 Two independent SEC inputs ports (TTL) Four independent output ports: Two clock ports: one LVDS, one TTL Two Syncs (TTL): 8 kHz FrSync & 2 KHz MFrSync I/O frequencies configurable via hardware pins: TTL I/O ports: spot frequencies 1.544 MHz to 77.76 MHz LVDS output port: spot frequencies 19.44 MHz to 155.52 MHz Digital Holdover mode on input failure “Loss of activity” on selected input flagged on dedicated pin Source switch under external hardware control 7O Hz (acquisition) /35 Hz (locked) DPLL bandwidth Output clock phase continuity to GR-1244-CORE[13] Single 3.3 V operation, 5 V I/O compatible IEEE 1149.1 JTAG Boundary Scan is supported Operating temperature (ambient) of -40 to +85°C Available in LQFP 64 package Lead (Pb)-free version available (ACS8527T). RoHS and WEE compliant Figure 1 Block Diagram of the ACS8527 MUXPLL Block Diagram Description Features IEEE 1149.1 JTAG Chip Clock Generator TCK TDI TMS TRST TDO F8527D_001BLOCKDIA_01 Selector DPLL Output Frequencies/MHz 01 Output: 19.44 25.92 34.368 (E3) 38.88 44.736 (DS3) 51.84 77.76 155.52 2 x SEC TTL inputs SEC Inputs: Input Frequencies 8kHz 1.544 MHz 2.048 MHz 6.48 MHz 19.44 MHz 25.92 MHz 38.88 MHz 51.84 MHz 77.76 MHz FrSync 8 kHz (TTL) Output Port Frequency Selection TCXO or XO Input SEC Port 01 (LVDS) 02 (TTL) MFrSync 2 kHz (TTL) SEC Outputs: Sync Outputs: SEC1 SEC2 02 Output: 1.544 2.048 3.088 19.44 25.92 34.368 (E3) 38.88 44.736 (DS3) 51.84 77.76 SRCSW OP_FREQ1 OP_FREQ2 IP_FREQ SONSDHB APLL LOS_ALARM |
Similar Part No. - ACS8527 |
|
Similar Description - ACS8527 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |