1

®

FN6803.0

CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.

1-888-INTERSIL or 1-888-468-3774

FemtoCharge is a trademark of Kenet Inc. Copyright Intersil Americas Inc. 2008. All Rights Reserved

All other trademarks mentioned are the property of their respective owners.

KAD5612P

Dual 12-Bit, 250/210/170/125MSPS A/D

Converter

The KAD5612P is a family of low-power, high-performance,

dual-channel 12-bit, analog-to-digital converters. Designed

with FemtoCharge™ technology on a standard CMOS

process, the family supports sampling rates of up to

250MSPS. The KAD5612P-25 is the fastest member of this

pin-compatible family, which also features sample rates of

210MSPS (KAD5612P-21), 170MSPS (KAD5612P-17) and

125MSPS (KAD5612P-12).

A serial peripheral interface (SPI) port allows for extensive

configurability, as well as fine control of gain, skew and offset

matching between the two converter cores.

Digital output data is presented in selectable LVDS or CMOS

formats. The KAD5612P is available in a 72-contact QFN

package with an exposed paddle. Performance is specified

over the full industrial temperature range (-40°C to +85°C).

Features

• Programmable Gain, Offset and Skew control

• 1.3GHz Analog Input Bandwidth

• 60fs Clock Jitter

• Over-Range Indicator

• Selectable Clock Divider:

÷1, ÷2 or ÷4

• Clock Phase Selection

• Nap and Sleep Modes

• Two’s Complement, Gray Code or Binary Data Format

• DDR LVDS-Compatible or LVCMOS Outputs

• Programmable Built-in Test Patterns

• Single-Supply 1.8V Operation

• Pb-Free (RoHS Compliant)

Applications

• Power Amplifier Linearization

• Radar and Satellite Antenna Array Processing

• Broadband Communications

• High-Performance Data Acquisition

• Communications Test Equipment

• WiMAX and Microwave Receivers

Key Specifications

• Power consumption

- 405mW @ 250MSPS

- 324mW @ 125MSPS

Digital

Error

Correction

SHA

1.25V

AINP

AINN

12-bit

250MSPS

ADC

SHA

BINP

BINN

12-bit

250MSPS

ADC

VREF

CLKP

CLKN

SPI

Control

VREF

CLKOUTP

CLKOUTN

D[11:0]P

D[11:0]N

ORP

ORN

OUTFMT

OUTMODE

+

–

VCM

Clock

Generation

Pin-Compatible Family

MODEL

RESOLUTION

SPEED

(MSPS)

KAD5612P-25

12

250

KAD5612P-21

12

210

KAD5612P-17

12

170

KAD5612P-12

12

125

KAD5610P-25

10

250

KAD5610P-21

10

210

KAD5610P-17

10

170

KAD5610P-12

10

125

Data Sheet

December 5, 2008