Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

AT17LV65A Datasheet(PDF) 5 Page - ATMEL Corporation

Part # AT17LV65A
Description  FPGA Configuration EEPROM Memory
Download  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT17LV65A Datasheet(HTML) 5 Page - ATMEL Corporation

  AT17LV65A Datasheet HTML 1Page - ATMEL Corporation AT17LV65A Datasheet HTML 2Page - ATMEL Corporation AT17LV65A Datasheet HTML 3Page - ATMEL Corporation AT17LV65A Datasheet HTML 4Page - ATMEL Corporation AT17LV65A Datasheet HTML 5Page - ATMEL Corporation AT17LV65A Datasheet HTML 6Page - ATMEL Corporation AT17LV65A Datasheet HTML 7Page - ATMEL Corporation AT17LV65A Datasheet HTML 8Page - ATMEL Corporation AT17LV65A Datasheet HTML 9Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 18 page
background image
5
2322G–CNFG–03/06
AT17LV65A/128A/256A/512A/002A
4.1
DATA
Three-state DATA output for configuration. Open-collector bi-directional pin for programming.
4.2
DCLK
Clock output or clock input. Rising edges on DCLK increment the internal address counter and
present the next bit of data to the DATA pin. The counter is incremented only if the RESET/OE
input is held High, the nCS input is held Low, and all configuration data has not been transferred
to the target device (otherwise, as the master device, the DCLK pin drives Low).
4.3
WP1
WRITE PROTECT (1). This pin is used to protect portions of memory during programming, and
it is disabled by default due to internal pull-down resistor. This input pin is not used during FPGA
loading operations. This pin is only available on AT17LV512A/010A/002A devices.
4.4
RESET/OE
Output Enable (active High) and RESET (active Low) when SER_EN is High. A Low logic level
resets the address counter. A High logic level (with nCS Low) enables DATA and permits the
address counter to count. In the mode, if this pin is Low (reset), the internal oscillator becomes
inactive and DCLK drives Low. The logic polarity of this input is programmable and must be pro-
grammed active High (RESET active Low) by the user during programming for Altera
applications.
4.5
WP
Write protect (WP) input (when nCS is Low) during programming only (SER_EN Low). When
WP is Low, the entire memory can be written. When WP is enabled (High), the lowest block of
the memory cannot be written. This pin is only available on AT17LV65A/128A/256A devices.
4.6
nCS
Chip Select input (active Low). A Low input (with OE High) allows DCLK to increment the
address counter and enables DATA to drive out. If the AT17A series is reset with nCS Low, the
device initializes as the first (and master) device in a daisy-chain. If the AT17A series is reset
with nCS High, the device initializes as a subsequent AT17A series device in the chain.
4.7
GND
Ground pin. A 0.2 µF decoupling capacitor between V
CC and GND is recommended.
4.8
nCASC
Cascade Select Output (active Low). This output goes Low when the address counter has
reached its maximum value. In a daisy-chain of AT17A series devices, the nCASC pin of one
device is usually connected to the nCS input pin of the next device in the chain, which permits
DCLK from the master configurator to clock data from a subsequent AT17A series device in the
chain. This feature is not available on the AT17LV65A device.
4.9
A2
Device selection input, A2. This is used to enable (or select) the device during programming
(i.e., when SER_EN is Low). A2 has an internal pull-down resistor.


Similar Part No. - AT17LV65A

ManufacturerPart #DatasheetDescription
logo
ATMEL Corporation
AT17LV65A-10BJC ATMEL-AT17LV65A-10BJC Datasheet
221Kb / 24P
   FPGA Configuration EEPROM Memory
AT17LV65A-10BJI ATMEL-AT17LV65A-10BJI Datasheet
221Kb / 24P
   FPGA Configuration EEPROM Memory
AT17LV65A-10CC ATMEL-AT17LV65A-10CC Datasheet
221Kb / 24P
   FPGA Configuration EEPROM Memory
AT17LV65A-10CI ATMEL-AT17LV65A-10CI Datasheet
221Kb / 24P
   FPGA Configuration EEPROM Memory
AT17LV65A-10JC ATMEL-AT17LV65A-10JC Datasheet
221Kb / 24P
   FPGA Configuration EEPROM Memory
More results

Similar Description - AT17LV65A

ManufacturerPart #DatasheetDescription
logo
ATMEL Corporation
AT17LV65A ATMEL-AT17LV65A_14 Datasheet
469Kb / 16P
   FPGA Configuration EEPROM Memory
AT17LV512A-10PU ATMEL-AT17LV512A-10PU Datasheet
338Kb / 18P
   FPGA Configuration EEPROM Memory
AT17C002 ATMEL-AT17C002 Datasheet
255Kb / 19P
   FPGA Configuration EEPROM Memory
AT17LV65 ATMEL-AT17LV65_14 Datasheet
676Kb / 23P
   FPGA Configuration EEPROM Memory
AT17LV65 ATMEL-AT17LV65_08 Datasheet
637Kb / 26P
   FPGA Configuration EEPROM Memory
AT17C002A ATMEL-AT17C002A Datasheet
242Kb / 14P
   FPGA Configuration EEPROM Memory
AT17LV256 ATMEL-AT17LV256 Datasheet
221Kb / 24P
   FPGA Configuration EEPROM Memory
AT17C020 ATMEL-AT17C020 Datasheet
218Kb / 12P
   2-megabit FPGA Configuration EEPROM Memory
AT17C65A-10JC ATMEL-AT17C65A-10JC Datasheet
162Kb / 11P
   FPGA Configuration EEPROM
AT17N256 ATMEL-AT17N256_07 Datasheet
308Kb / 18P
   FPGA Configuration Memory
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com