Electronic Components Datasheet Search |
|
CS48DV2B Datasheet(PDF) 7 Page - Cirrus Logic |
|
CS48DV2B Datasheet(HTML) 7 Page - Cirrus Logic |
7 / 26 page CS48DV2B Data Sheet 32-bit Audio DSP for Dedicated Dolby Volume and Audistry by Dolby DS875F1 Copyright 2008 Cirrus Logic 7 CONFIDENTIAL 4. Hardware Functional Description 4.1 DSP Core The CS48DV2B DSPs are single-core DSP with separate X and Y data and P code memory spaces. The DSP core is a high-performance, 32-bit, user-programmable, fixed-point DSP that is capable of performing two multiply-and-accumulate (MAC) operations per clock cycle. The DSP core has eight 72-bit accumulators, four X- and four Y-data registers, and 12 index registers. The DSP core is coupled to a flexible DMA engine. The DMA engine can move data between peripherals such as the serial control port (SCP), digital audio input (DAI) and digital audio output (DAO), or any DSP core memory, all without the intervention of the DSP. The DMA engine off loads data move instructions from the DSP core, leaving more MIPS available for signal processing instructions. CS48DV2B functionality is controlled by application codes that are stored in on-board ROM or downloaded to the CS48DV2B from a host controller or external serial FLASH/EEPROM. Users can develop their applications using DSP Composer to create the processing chain and then compile the image into a series of commands that are sent to the CS48DV2B through the SCP. The processing application can either load modules (matrix-processors, virtualizers, post-processors) from the DSPs on-board ROM, or custom firmware can be downloaded through the SCP. The CS48DV2B is suitable for a variety of audio post-processing applications such as automotive head-ends, automotive amplifiers, and boom boxes. 4.1.1 DSP Memory The DSP core has its own on-chip data and program RAM and ROM and does not require external memory for post-processing applications. The Y-RAM and P-RAM share a single block of memory that can be configured to make Y and P equal in size, or more memory can be allocated for Y-RAM in 2kword blocks. 4.1.2 DMA Controller The powerful 8-channel DMA controller can move data between 8 on-chip resources. Each resource has its own arbiter: X, Y, and P RAMs/ROMs and the peripheral bus. Modulo and linear addressing Table 2. Device and Firmware Selection Guide Devices Availability Suggested Applications Specific Features CS48DV2B-CQZ CS48DV2B-DQZ In Production Now • Digital TV Portable Audio Docking Station • Portable DVD Players • Multimedia PC Speakers • Soundbars • Automotive Entertainment Systems • 2.1 channels of audio input and 2.1 channels of PCM audio output. • 512 FFT Window, 20- Bands/Channel • Dolby Volume Native Processing of the following Fs: — 32 kHz — 44.1 kHz — 48 kHz |
Similar Part No. - CS48DV2B |
|
Similar Description - CS48DV2B |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |