1.

General description

The PDI1284P11 parallel interface chip is designed to provide an asynchronous, 8-bit,

bidirectional, parallel interface for personal computers. The PDI1284P11 includes all 19

signal lines defined by the IEEE 1284 interface specification for Byte, Nibble, EPP, and

ECP modes. The PDI1284P11 is designed for hosts or peripherals operating at 3.3 V to

interface 3.3 V or 5.0 V devices.

The eight transceiver pairs (A/B 1 to 8) allow data transmission from the A-bus to the

B-bus, or from the B-bus to the A-bus, depending on the state of the direction pin DIR.

The B-bus and the Y9 to Y13 lines have either totem pole or resistor pull-up outputs,

depending on the state of the high drive enable pin HD. The A-bus has only totem pole

style outputs. All inputs are TTL compatible with at least 400 mV of input hysteresis at

2.

Features

PDI1284P11

3.3 V parallel interface transceiver/buffer

Rev. 03 — 25 August 2008

Product data sheet