CY25100
Document #: 38-07499 Rev. *F
Page 4 of 13
Absolute Maximum Rating
Supply Voltage (VDD)........................................ –0.5 to +7.0V
DC Input Voltage ......................................–0.5V to VDD + 0.5
Storage Temperature (Non condensing)..... –55
°C to +125°C
Junction Temperature ................................ –40
°C to +125°C
Data Retention at Tj = 125
°C ................................> 10 years
Package Power Dissipation...................................... 350 mW
Static Discharge Voltage.......................................... > 2000V
(per MIL-STD-883, Method 3015)
Recommended Crystal Specifications
Parameter
Description
Comments
Min
Typ
Max
Unit
FNOM
Nominal Crystal Frequency
Parallel resonance, fundamental mode, AT cut
8
–
30
MHz
CLNOM
Nominal Load Capacitance
Internal load caps
6
–
30
pF
R1
Equivalent Series Resistance (ESR)
Fundamental mode
–
–
25
Ω
R3/R1
Ratio of Third Overtone Mode ESR to
Fundamental Mode ESR
Ratio used because typical R1 values are much
less than the maximum spec
3––
–
DL
Crystal Drive Level
No external series resistor assumed
–
0.5
2
mW
Operating Conditions
Parameter
Description
Min
Typ
Max
Unit
VDD
Supply Voltage
3.13
3.30
3.45
V
TA
Ambient Commercial Temperature
0
–
70
°C
Ambient Industrial Temperature
–40
–
85
°C
CLOAD
Maximum Load Capacitance at Pin 6 and Pin 7
–
–
15
pF
Fref
External Reference Crystal
(Fundamental tuned crystals only)
8–
30
MHz
External Reference Clock
8
–
166
MHz
FSSCLK
SSCLK Output Frequency, CLOAD = 15 pF
3
–
200
MHz
FREFCLK
REFCLK Output Frequency, CLOAD = 15 pF
8
–
166
MHz
FMOD
Spread Spectrum Modulation Frequency
30.0
31.5
33.0
kHz
TPU
Power Up Time for all VDDs to reach minimum specified voltage (power ramp must be
monotonic)
0.05
–
500
ms
DC Electrical Characteristics
Parameter
Description
Condition
Min
Typ
Max
Unit
IOH
Output High Current
VOH = VDD – 0.5, VDD = 3.3V (source)
10
12
mA
IOL
Output Low Current
VOL = 0.5, VDD= 3.3V (sink)
10
12
mA
VIH
Input High Voltage
CMOS levels, 70% of VDD
0.7VDD
–VDD
V
VIL
Input Low Voltage
CMOS levels, 30% of VDD
–
–
0.3VD
D
V
IIH
Input High Current, PD#/OE and
SSON# Pins
Vin = VDD
––
10
μA
IIL
Input Low Current, PD#/OE and SSON#
Pins
Vin = VSS
––
10
μA
IOZ
Output Leakage Current
Three-state output, PD#/OE = 0
–10
10
μA
CXIN or
CXOUT
[1]
Programmable Capacitance at Pin 2
and Pin 3
Capacitance at minimum setting
–
12
–
pF
Capacitance at maximum setting
–
60
–
pF
CIN
[1]
Input Capacitance at Pin 4 and Pin 8
Input pins excluding XIN and XOUT
–
5
7
pF
Note
1. Guaranteed by characterization, not 100% tested.
[+] Feedback
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
