Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

AD9520-0BCPZ-REEL7 Datasheet(PDF) 2 Page - Analog Devices

Part # AD9520-0BCPZ-REEL7
Description  12 LVPECL/24 CMOS Output Clock Generator with Integrated 2.8 GHz VCO
Download  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9520-0BCPZ-REEL7 Datasheet(HTML) 2 Page - Analog Devices

  AD9520-0BCPZ-REEL7 Datasheet HTML 1Page - Analog Devices AD9520-0BCPZ-REEL7 Datasheet HTML 2Page - Analog Devices AD9520-0BCPZ-REEL7 Datasheet HTML 3Page - Analog Devices AD9520-0BCPZ-REEL7 Datasheet HTML 4Page - Analog Devices AD9520-0BCPZ-REEL7 Datasheet HTML 5Page - Analog Devices AD9520-0BCPZ-REEL7 Datasheet HTML 6Page - Analog Devices AD9520-0BCPZ-REEL7 Datasheet HTML 7Page - Analog Devices AD9520-0BCPZ-REEL7 Datasheet HTML 8Page - Analog Devices AD9520-0BCPZ-REEL7 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 84 page
background image
AD9520-0
Rev. 0 | Page 2 of 84
TABLE OF CONTENTS
Features .............................................................................................. 1
Applications....................................................................................... 1
General Description ......................................................................... 1
Functional Block Diagram .............................................................. 1
Revision History ............................................................................... 3
Specifications..................................................................................... 4
Power Supply Requirements ....................................................... 4
PLL Characteristics ...................................................................... 4
Clock Inputs .................................................................................. 7
Clock Outputs ............................................................................... 7
Timing Characteristics ................................................................ 8
Timing Diagrams ..................................................................... 9
Clock Output Additive Phase Noise (Distribution Only;
VCO Divider Not Used) ............................................................ 10
Clock Output Absolute Phase Noise (Internal VCO Used).. 11
Clock Output Absolute Time Jitter (Clock Generation
Using Internal VCO).................................................................. 11
Clock Output Absolute Time Jitter (Clock Cleanup
Using Internal VCO).................................................................. 11
Clock Output Absolute Time Jitter (Clock Generation
Using External VCXO) .............................................................. 12
Clock Output Additive Time Jitter (VCO Divider
Not Used)..................................................................................... 12
Clock Output Additive Time Jitter (VCO Divider Used) ..... 13
Serial Control Port—SPI Mode ................................................ 13
Serial Control Port—I2C Mode ................................................ 14
PD, SYNC, and RESET Pins ..................................................... 15
Serial Port Setup Pins: SP1, SP0 ............................................... 15
LD, STATUS, and REFMON Pins............................................ 15
Power Dissipation....................................................................... 16
Absolute Maximum Ratings.......................................................... 17
Thermal Resistance .................................................................... 17
ESD Caution................................................................................ 17
Pin Configuration and Function Descriptions........................... 18
Typical Performance Characteristics ........................................... 21
Terminology .................................................................................... 26
Detailed Block Diagram ................................................................ 27
Theory of Operation ...................................................................... 28
Operational Configurations...................................................... 28
Mode 0: Internal VCO and Clock Distribution ................. 28
Mode 1: Clock Distribution or External VCO
<1600 MHz ............................................................................. 30
Mode 2: High Frequency Clock Distribution—
CLK or External VCO > 1600 MHz .................................... 32
Phase-Locked Loop (PLL) .................................................... 34
Configuration of the PLL ...................................................... 34
Phase Frequency Detector (PFD) ........................................ 34
Charge Pump (CP)................................................................. 35
On-Chip VCO ........................................................................ 35
PLL External Loop Filter....................................................... 35
PLL Reference Inputs............................................................. 35
Reference Switchover............................................................. 36
Reference Divider R............................................................... 36
VCO/VCXO Feedback Divider N: P, A, B, R ..................... 36
Digital Lock Detect (DLD) ................................................... 38
Analog Lock Detect (ALD)................................................... 38
Current Source Digital Lock Detect (CSDLD) .................. 38
External VCXO/VCO Clock Input (CLK/CLK) ................ 39
Holdover.................................................................................. 39
External/Manual Holdover Mode........................................ 39
Automatic/Internal Holdover Mode.................................... 39
Frequency Status Monitors ................................................... 41
VCO Calibration .................................................................... 42
Zero Delay Operation................................................................ 43
Internal Zero Delay Mode..................................................... 43
External Zero Delay Mode.................................................... 43
Clock Distribution ..................................................................... 44
Operation Modes ................................................................... 44
CLK or VCO Direct-to-LVPECL Outputs.......................... 44
Clock Frequency Division..................................................... 45
VCO Divider........................................................................... 45
Channel Dividers ................................................................... 45
Synchronizing the Outputs—SYNC Function ................... 47
LVPECL Output Drivers ....................................................... 49
CMOS Output Drivers .......................................................... 49


Similar Part No. - AD9520-0BCPZ-REEL7

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD9520-0 AD-AD9520-0 Datasheet
1Mb / 80P
   12 LVPECL/24 CMOS Output Clock Generator
AD9520-0 AD-AD9520-0_16 Datasheet
1Mb / 80P
   12 LVPECL/24 CMOS Output Clock Generator
More results

Similar Description - AD9520-0BCPZ-REEL7

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD9522-0 AD-AD9522-0 Datasheet
1Mb / 84P
   12 LVDS/24 CMOS Output Clock Generator with Integrated 2.8 GHz VCO
REV. 0
AD9520-4 AD-AD9520-4 Datasheet
1Mb / 84P
   12 LVPECL/24 CMOS Output Clock Generator with Integrated 1.6 GHz VCO
REV. 0
AD9520-3 AD-AD9520-3 Datasheet
1Mb / 84P
   12 LVPECL/24 CMOS Output Clock Generator with Integrated 2 GHz VCO
REV. 0
AD9520-1 AD-AD9520-1 Datasheet
1Mb / 84P
   12 LVPECL/24 CMOS Output Clock Generator with Integrated 2.5 GHz VCO
REV. 0
AD9520-2 AD-AD9520-2 Datasheet
1Mb / 84P
   12 LVPECL/24 CMOS Output Clock Generator with Integrated 2.2 GHz VCO
REV. 0
AD9517-0BCPZ AD-AD9517-0BCPZ Datasheet
1Mb / 80P
   12-Output Clock Generator with Integrated 2.8 GHz VCO
Rev. E
AD9517-0ABCPZ AD-AD9517-0ABCPZ Datasheet
1Mb / 80P
   12-Output Clock Generator with Integrated 2.8 GHz VCO
Rev. E
AD9517-0 AD-AD9517-0_15 Datasheet
1Mb / 80P
   12-Output Clock Generator with Integrated 2.8 GHz VCO
Rev. E
AD9518-0 AD-AD9518-0_15 Datasheet
1Mb / 64P
   6-Output Clock Generator with Integrated 2.8 GHz VCO
Rev. C
AD9522-4 AD-AD9522-4 Datasheet
1Mb / 84P
   12 LVDS/24 CMOS Output Clock Generator with Integrated 1.6 GHz VCO
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com