R1EX24032AxxS0I

Device Address (A0, A1, A2)

Eight devices can be wired for one common data bus line as maximum. Device address pins are used to

distinguish each device and device address pins should be connected to V

When device address

code provided from SDA pin matches corresponding hard-wired device address pins A0 to A2, that one

device can be activated.

Pin Connections for A0 to A2

Pin connection

Memory size

Max connect

number

A2

A1

A0

Note

32k bit

8

V

V

V

Note:

1. During floating, “V

Write Protect (WP)

When the Write Protect pin (WP) is high, the write protection feature is enabled and operates as shown in

the following table.

Also, acknowledgment "0" is outputted after inputting device address and memory address. After

inputting write data, acknowledgment "1""(NO ACK) is outputted.

When the WP is low, write operation for all memory arrays are allowed. The read operation is always

activated irrespective of the WP pin status.

Write Protect Area

Write protect area

WP pin status

32k bit

V

IH

Full (32k bit)

V

IL

Normal read/write operation

REJ03C0348-0001 Rev.0.01 Dec. 28, 2007

Page 8 of 22