Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

R1Q6A7209RBG-60RB0 Datasheet(PDF) 7 Page - Renesas Technology Corp

Part # R1Q6A7209RBG-60RB0
Description  36-Mbit QDR?줚I SRAM 2-word Burst
Download  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R1Q6A7209RBG-60RB0 Datasheet(HTML) 7 Page - Renesas Technology Corp

Back Button R1Q6A7209RBG-60RB0 Datasheet HTML 3Page - Renesas Technology Corp R1Q6A7209RBG-60RB0 Datasheet HTML 4Page - Renesas Technology Corp R1Q6A7209RBG-60RB0 Datasheet HTML 5Page - Renesas Technology Corp R1Q6A7209RBG-60RB0 Datasheet HTML 6Page - Renesas Technology Corp R1Q6A7209RBG-60RB0 Datasheet HTML 7Page - Renesas Technology Corp R1Q6A7209RBG-60RB0 Datasheet HTML 8Page - Renesas Technology Corp R1Q6A7209RBG-60RB0 Datasheet HTML 9Page - Renesas Technology Corp R1Q6A7209RBG-60RB0 Datasheet HTML 10Page - Renesas Technology Corp R1Q6A7209RBG-60RB0 Datasheet HTML 11Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 26 page
background image
R1Q2A3636B/R1Q2A3618B/R1Q2A3609B
REJ03C0341-0003 Rev.0.03 Apr. 11, 2008
Page 7 of 24
General Description
Power-up and Initialization Sequence
The following supply voltage application sequence is recommended: VSS, VDD, VDDQ, VREF then VIN.
After the stable power, there are three possible sequences.
1. Sequence when DLL disable (/DOFF pin fixed low)
Just after the stable power and clock (K, /K, C, /C), 1024 NOP cycles (min.) are required for all operations,
including JTAG functions, to become normal.
2a. Sequence controlled by /DOFF pin when DLL enable
Just after the stable power and clock (K, /K, C, /C), take /DOFF to be high.
The additional 1024 NOP cycles (min.) are required to lock the DLL and for all operations to become normal.
2b. Sequence controlled by Clock (/DOFF pin fixed high) when DLL enable
If /DOFF pin is fixed high with unstable clock, the clock (K, /K, C, /C) must be stopped for 30ns (min.).
During stop clock stage, C pin must tie low for 30 ns (min.). C, /C, K and /K cannot remain VREF level.
The additional 1024 NOP cycles (min.) are required to lock the DLL and for all operations to become normal.
Notes: 1. After K or C clock is stopped, clock recovery cycles (1024 NOP cycles (min.)) are required for read/write
operations to become normal.
2. When DLL is enable and the operating frequency is changed, DLL reset should be required again. After DLL
reset again, the 1024 NOP cycles (min.) are needed to lock the DLL.
1. Sequence when DLL disable (/DOFF pin fixed low)
Status
Power Up
Unstable
Clock Stage
Stable
Clock Stage
NOP Stage
Normal
Operation
VDD
C, /C, K, /K
VDDQ
VREF
VIN
1024cycle min.
2a. Sequence controlled by /DOFF pin when DLL enable
Status
Power Up
Unstable
Clock Stage
Stable
Clock Stage
NOP & DLL
Locking Stage
Normal
Operation
VDD
C, /C, K, /K
1024cycle min.
VDDQ
VREF
/DOFF


Similar Part No. - R1Q6A7209RBG-60RB0

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
R1Q6A7218AB RENESAS-R1Q6A7218AB Datasheet
827Kb / 36P
   72-Mbit QDR SRAM 2-word Burst
R1Q6A7218AB RENESAS-R1Q6A7218AB Datasheet
828Kb / 36P
   72-Mbit QDR II SRAM 4-word Burst
R1Q6A7218AB RENESAS-R1Q6A7218AB Datasheet
844Kb / 36P
   72-Mbit DDRII SRAM 2-word Burst
R1Q6A7218AB RENESAS-R1Q6A7218AB Datasheet
841Kb / 36P
   72-Mbit DDRII SRAM 2-word Burst
R1Q6A7218AB RENESAS-R1Q6A7218AB Datasheet
881Kb / 39P
   72-Mbit QDR II SRAM 4-word Burst
More results

Similar Description - R1Q6A7209RBG-60RB0

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
R1Q3A3636B RENESAS-R1Q3A3636B Datasheet
231Kb / 27P
   36-Mbit QDR?줚I SRAM 4-word Burst
R1QGA3636CBB RENESAS-R1QGA3636CBB_15 Datasheet
307Kb / 38P
   36-Mbit QDR?줚I SRAM 4-word Burst
R1QAA3636CBB RENESAS-R1QAA3636CBB_15 Datasheet
307Kb / 38P
   36-Mbit QDR?줚I SRAM 4-word Burst
R1Q2A7236ABB RENESAS-R1Q2A7236ABB_15 Datasheet
823Kb / 36P
   72-Mbit QDR?줚I SRAM 2-word Burst
R1Q2A7236ABG RENESAS-R1Q2A7236ABG_15 Datasheet
825Kb / 36P
   72-Mbit QDR?줚I SRAM 2-word Burst
R1QGA7236ABB RENESAS-R1QGA7236ABB_15 Datasheet
881Kb / 39P
   72-Mbit QDR?줚I SRAM 4-word Burst
R1Q3A7236ABB RENESAS-R1Q3A7236ABB_15 Datasheet
831Kb / 36P
   72-Mbit QDR?줚I SRAM 4-word Burst
RMQS2A3636DGBA RENESAS-RMQS2A3636DGBA_15 Datasheet
888Kb / 30P
   36-Mbit QDR??II SRAM 2-word Burst
R1QAA7236ABG RENESAS-R1QAA7236ABG_15 Datasheet
883Kb / 39P
   72-Mbit QDR?줚I SRAM 4-word Burst
R1QGA7236ABG RENESAS-R1QGA7236ABG_15 Datasheet
883Kb / 39P
   72-Mbit QDR?줚I SRAM 4-word Burst
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com