Electronic Components Datasheet Search |
|
CCPD-920X-50-100.000 Datasheet(PDF) 1 Page - Crystek Corporation |
|
CCPD-920X-50-100.000 Datasheet(HTML) 1 Page - Crystek Corporation |
|
1 / 1 page Differential LVPECL Clock Oscillator Specifications subject to change without notice. Aging: Designed to meet today's requirements for 3.3V Differential LVPECL applications. The CCPD- 920 is produced using our cost sav i ng FR5 PCB and UM-1 overtone crystal technology. This design offers considerable cost sav i ngs ov er other HFF XO's products. Also available in 14 pin dip fully hermetic package. 9X14 mm SMD, 3.3V, LVPECL CCPD-920 Model 50MHz to 150MHz ±20, ±25, ±50ppm (0°C to 70°C) ±25, ±50ppm (-40°C to 85°C) 0°C to 70°C -40°C to 85°C -55°C to 120°C 3.3V ± 0.3V 88mA Max Differential LVPECL 45/55% Max @ 50% Vdd 1ns Max @ 20% to 80% Vdd ± 10% Max into 50 ohms "0" = Vcc-1.85V Min, Vcc-1.62V Max "1" = Vcc-1.02V Min, Vcc-0.81V Max 200ns Max 1ms Typ., 2ms Max 0.5psec Typ., 1psec RMS Max -65dBc/Hz Typical -98dBc/Hz Typical -125dBc/Hz Typical -140dBc/Hz Typical -145dBc/Hz Typical Frequency Range: Frequency Stability: Temperature Range: (Option X) Storage: Input Voltage: Input Current: Output: Symmetry: Rise/Fall Time: Linearity: Logic: Terminated to Vdd-2V Logic "0" Logic "1" Disable Time Start-up Time Phase Jitter: 12KHz to 80MHz Phase Noise: 10Hz 100Hz 1KHz 10KHz 100KHz - 100MHz TD-051101 Rev. B CCPD-920 X - 25 - 100.000 Crystek Part Number Guide #1 Crystek 9x14 SMD PECL OSC #2 Model 920 #3 Temp. Range: Blank = 0/70°C, X=-40/85°C #4 Stability: (see Table 1) #5 Frequency in MHz: 3 or 6 decimal places #1 #2 #3 #5 Example: CCPD-920X-25-100.000 = 3.3V, 45/55, -40/85°C, 25ppm, 100.000 MHz #4 20 = 0/70°C(±20ppm) 25 = 0/70°C (±25ppm) 50 = 0/70°C (±50ppm) 25 = -40/85°C (±25ppm) 50 = -40/85°C (±50ppm) Stability Indicator: Table 1 <3ppm 1st/yr, <1ppm every year thereafter 0.100 (2.54) 0.040 (1.01) 0.070 (1.77) 1 4 6 3 2 5 SUGGESTED PAD LAYOUT 0.280 (7.11) 0.050 (1.27) 0.200 (5.08) 0.090 (2.28) Pad Connection 1 2 3 4 5 6 N/C E/D GND OUT COUT Vdd Pin 2 Output Pin Open "0" level Vcc-1.620V Max "1" level Vcc-1.025V Min Active Active Disabled Enable/Disable Function Disabled State: Pin 4 will assume a fixed level of logic "0" Pin 5 will assume a fixed level of logic "1" 0.360 (9.14) 0.560 (14.2) CRYSTEK P/N Frequency Date Code 0.210 (5.3) 0.560 (14.2) Bottom View Le ad Fre e Ro HS Co mp lian t RECOMMENDED REFLOW SOLDERING PROFILE 217°C 200°C 260°C 150°C 90 Secs. Max. Ramp-Up 3°C/Sec Max. Preheat 180 Secs. Max. 8 Minutes Max. 260°C for 10 Secs. Max. Critical Temperature Zone Ramp-Down 6°C/Sec. NOTE: Reflow Profile with 240°C peak also acceptable. |
Similar Part No. - CCPD-920X-50-100.000 |
|
Similar Description - CCPD-920X-50-100.000 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |