 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
MB95F114MSPMC Datasheet(PDF) 4 Page - Fujitsu Component Limited. |
|
||||||||||||||||||||||||||||||
MB95F114MSPMC Datasheet(HTML) 4 Page - Fujitsu Component Limited. |
|
|
4 / 76 page  MB95110M Series 4 ■ PRODUCT LINEUP (Continued) MB95117M MB95F114MS/ MB95F116MS/ MB95F118MS MB95F114NS/ MB95F116NS/ MB95F118NS MB95F114MW/ MB95F116MW/ MB95F118MW/ MB95F114NW/ MB95F116NW/ MB95F118NW MB95F114JS/ MB95F116JS/ MB95F118JS MB95F114JW/ MB95F116JW/ MB95F118JW Type MASK ROM product Flash memory product ROM capacity*1 48 Kbytes 60 Kbytes (Max) RAM capacity*1 2 Kbytes (Max) Reset output Yes/No Yes No Clock system Selectable single/dual clock*3 Single clock Dual clock Single clock Dual clock Low voltage detection reset Yes / No No Yes No Yes Yes Clock supervisor Yes / No No Yes CPU functions Number of basic instructions : 136 Instruction bit length : 8 bits Instruction length : 1 to 3 bytes Data bit length : 1, 8, and 16 bits Minimum instruction execution time : 61.5 ns (at machine clock frequency 16.25 MHz) Interrupt processing time : 0.6 μs (at machine clock frequency 16.25 MHz) General purpose I/O ports • Single clock product : 39 ports (N-ch open drain : 2 ports, CMOS : 37 ports) • Dual clock product : 37 ports (N-ch open drain : 2 ports, CMOS : 35 ports) Programmable input voltage levels of port : Automotive input level / CMOS input level / hysteresis input level Time-base timer (1 channel) Interrupt cycle : 0.5 ms, 2.1 ms, 8.2 ms, 32.8 ms (at main oscillation clock 4 MHz) Watchdog timer Reset generated cycle At main oscillation clock 10 MHz : Min 105 ms At sub oscillation clock 32.768 kHz (for dual clock product) : Min 250 ms Wild register Capable of replacing 3 bytes of ROM data I2C (1 channel) Master/slave sending and receiving Bus error function and arbitration function Detecting transmitting direction function Start condition repeated generation and detection functions Built-in wake-up function UART/SIO (1 channel) Data transfer capable in UART/SIO Full duplex double buffer, variable data length (5/6/7/8-bit), built-in baud rate generator NRZ type transfer format, error detected function LSB-first or MSB-first can be selected. Clock asynchronous (UART) or clock synchronous (SIO) serial data transfer capable Part number Parameter |
Similar Part No. - MB95F114MSPMC |
|
Similar Description - MB95F114MSPMC |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
