M58WR064ETZB datasheet(11/82 Pages) STMICROELECTRONICS

Part #	M58WR064ETZB

Description	64 Mbit 4Mb x 16, Multiple Bank, Burst 1.8V Supply Flash Memory

Download	82 Pages

Scroll/Zoom	100%

Manufacturer	STMICROELECTRONICS [STMicroelectronics]

Direct Link	http://www.st.com

Logo

11 / 82 page

11/82

M58WR064ET, M58WR064EB

age). See Figure 9, AC Measurement Load Cir-

cuit. The PCB trace widths should be sufficient

to carry the required VPP program and erase

currents.

BUS OPERATIONS

There are six standard bus operations that control

the device. These are Bus Read, Bus Write, Ad-

dress Latch, Output Disable, Standby and Reset.

See Table 3, Bus Operations, for a summary.

Typically glitches of less than 5ns on Chip Enable

or Write Enable are ignored by the memory and do

not affect Bus Write operations.

Bus Read. Bus Read operations are used to out-

put the contents of the Memory Array, the Elec-

tronic Signature, the Status Register and the

Common Flash Interface. Both Chip Enable and

Output Enable must be at VIL in order to perform a

read operation. The Chip Enable input should be

used to enable the device. Output Enable should

be used to gate data onto the output. The data

read depends on the previous command written to

the memory (see Command Interface section).

See Figures 10, 11, 12 and 13 Read AC Wave-

forms, and Tables 20 and 21 Read AC Character-

istics, for details of when the output becomes

valid.

Bus Write. Bus Write operations write Com-

mands to the memory or latch Input Data to be

programmed. A bus write operation is initiated

when Chip Enable and Write Enable are at VIL with

Output Enable at VIH. Commands, Input Data and

Addresses are latched on the rising edge of Write

Enable or Chip Enable, whichever occurs first. The

addresses can also be latched prior to the write

operation by toggling Latch Enable. In this case

the Latch Enable should be tied to VIH during the

bus write operation.

See Figures 15 and 16, Write AC Waveforms, and

Tables 22 and 23, Write AC Characteristics, for

details of the timing requirements.

Address Latch. Address latch operations input

valid addresses. Both Chip enable and Latch En-

able must be at VIL during address latch opera-

tions. The addresses are latched on the rising

edge of Latch Enable.

Output Disable. The outputs are high imped-

ance when the Output Enable is at VIH.

Standby. Standby disables most of the internal

circuitry allowing a substantial reduction of the cur-

rent consumption. The memory is in stand-by

when Chip Enable and Reset are at VIH. The pow-

er consumption is reduced to the stand-by level

and the outputs are set to high impedance, inde-

pendently from the Output Enable or Write Enable

inputs. If Chip Enable switches to VIH during a pro-

gram or erase operation, the device enters Stand-

by mode when finished.

Reset. During Reset mode the memory is dese-

lected and the outputs are high impedance. The

memory is in Reset mode when Reset is at VIL.

The power consumption is reduced to the Standby

level, independently from the Chip Enable, Output

Enable or Write Enable inputs. If Reset is pulled to

VSS during a Program or Erase, this operation is

aborted and the memory content is no longer valid.

Table 3. Bus Operations

Note: 1. X = Don’t care.

2. L can be tied to VIH if the valid address has been previously latched.

3. Depends on G.

4. WAIT signal polarity is configured using the Set Configuration Register command.

Operation

E

G

W

L

RP

WAIT(4)

DQ15-DQ0

Bus Read

VIL

VIH

VIL

(2)

VIH

Data Output

Bus Write

VIL

VIH

VIL

(2)

VIH

Data Input

Address Latch

VIL

X

VIH

VIL

VIH

Data Output or Hi-Z (3)

Output Disable

VIL

VIH

X

VIH

Hi-Z

Standby

VIH

XX

X

VIH

Hi-Z

Reset

X

VIL

Hi-Z

Similar Part No. - M58WR064ETZB

Manufacturer	Part #	Datasheet	Description
STMicroelectronics	M58WR064B	497Kb / 81P	64 Mbit (4Mb x 16, Multiple Bank, Burst ) 1.8V Supply Flash Memory
	M58WR064B100ZB6T	497Kb / 81P	64 Mbit (4Mb x 16, Multiple Bank, Burst ) 1.8V Supply Flash Memory
	M58WR064B70ZB6T	497Kb / 81P	64 Mbit (4Mb x 16, Multiple Bank, Burst ) 1.8V Supply Flash Memory
	M58WR064B85ZB6T	497Kb / 81P	64 Mbit (4Mb x 16, Multiple Bank, Burst ) 1.8V Supply Flash Memory
	M58WR064F-ZB	573Kb / 87P	64 Mbit (4Mb x16, Multiple Bank, Burst) 1.8V Supply Flash Memory

More results

Similar Description - M58WR064ETZB

Manufacturer	Part #	Datasheet	Description
STMicroelectronics	M58WR064T	497Kb / 81P	64 Mbit (4Mb x 16, Multiple Bank, Burst ) 1.8V Supply Flash Memory
	M58WR064FT	573Kb / 87P	64 Mbit (4Mb x16, Multiple Bank, Burst) 1.8V Supply Flash Memory
	M58CR064C	1,000Kb / 70P	64 Mbit 4Mb x 16, Dual Bank, Burst 1.8V Supply Flash Memory
Numonyx B.V	M58WR064HT	1Mb / 111P	64 Mbit (4Mb x16, Multiple Bank, Burst) 1.8V supply Flash memories
STMicroelectronics	M58WR128ET	1Mb / 87P	128 Mbit 8Mb x 16, Multiple Bank, Burst 1.8V Supply Flash Memory
	M58WR032ET	558Kb / 81P	32 Mbit (2Mb x 16, Multiple Bank, Burst) 1.8V Supply Flash Memory
	M58WR032FT	1Mb / 86P	32 Mbit (2Mb x 16, Multiple Bank, Burst) 1.8V Supply Flash Memory
Numonyx B.V	M58WR064HU	2Mb / 114P	64 Mbit (4Mb x16, Mux I/O, Multiple Bank, Burst) 1.8V supply Flash memories
STMicroelectronics	M58MR064C	399Kb / 52P	64 Mbit 4Mb x16, Mux I/O, Dual Bank, Burst 1.8V Supply Flash Memory
STMicroelectronics	M58CR032C	435Kb / 63P	32 Mbit 2Mb x 16, Dual Bank, Burst 1.8V Supply Flash Memory

More results

M58WR064ETZB Datasheet(PDF) 11 Page - STMicroelectronics

M58WR064ETZB Datasheet(HTML) 11 Page - STMicroelectronics

Similar Part No. - M58WR064ETZB

Similar Description - M58WR064ETZB

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

Datasheet Download

Link URL