M48Z35AY-70MH1TR datasheet(10/16 Pages) STMICROELECTRONICS

Part #	M48Z35AY-70MH1TR

Description	256 Kbit 32Kb x8 ZEROPOWER SRAM

Download	16 Pages

Scroll/Zoom	100%

Manufacturer	STMICROELECTRONICS [STMicroelectronics]

Direct Link	http://www.st.com

Logo

10 / 16 page

M48Z35AY, M48Z35AV

10/16

Also, as VCC rises, the battery voltage is checked.

If the voltage is less than approximately 2.5V, an

internal Battery Not OK (BOK) flag will be set. The

BOK flag can be checked after power up. If the

BOK flag is set, the first write attempted will be

blocked. The flag is automatically cleared after the

first write, and normal RAM operation resumes.

Figure 9 illustrates how a BOK check routine could

be structured.

For more information on Battery Storage Life refer

to the Application Note AN1012.

Figure 10. Supply Voltage Protection

AI02169

VCC

0.1

µF

DEVICE

VCC

VSS

Figure 9. Checking the BOK Flag Status

READ DATA

AT ANY ADDRESS

AI00607

IS DATA

COMPLEMENT

OF FIRST

READ?

(BATTERY OK)

POWER-UP

YES

NO

WRITE DATA

COMPLEMENT BACK

TO SAME ADDRESS

READ DATA

AT SAME

ADDRESS AGAIN

NOTIFY SYSTEM

OF LOW BATTERY

(DATA MAY BE

CORRUPTED)

WRITE ORIGINAL

DATA BACK TO

SAME ADDRESS

(BATTERY LOW)

CONTINUE

POWER SUPPLY DECOUPLING and

UNDERSHOOT PROTECTION

ICC transients, including those produced by output

switching, can produce voltage fluctuations, re-

sulting in spikes on the VCC bus. These transients

can be reduced if capacitors are used to store en-

ergy, which stabilizes the VCC bus. The energy

stored in the bypass capacitors will be released as

low going spikes are generated or energy will be

absorbed when overshoots occur. A ceramic by-

pass capacitor value of 0.1µF (as shown in Figure

10) is recommended in order to provide the need-

ed filtering.

In addition to transients that are caused by normal

SRAM operation, power cycling can generate neg-

ative voltage spikes on VCC that drive it to values

below VSS by as much as one Volt. These nega-

tive spikes can cause data corruption in the SRAM

while in battery backup mode. To protect from

these voltage spikes, it is recommended to con-

nect a schottky diode from VCC to VSS (cathode

connected to VCC, anode to VSS). Schottky diode

1N5817 is recommended for through hole and

MBRS120T3 is recommended for surface mount.

Similar Part No. - M48Z35AY-70MH1TR

Manufacturer	Part #	Datasheet	Description
STMicroelectronics	M48Z35AV	223Kb / 24P	5.0V or 3.3V, 256Kbit (32Kbit x 8) ZEROPOWER짰 SRAM
	M48Z35AV-10MH1E	223Kb / 24P	5.0V or 3.3V, 256Kbit (32Kbit x 8) ZEROPOWER짰 SRAM
	M48Z35AV-10MH1F	223Kb / 24P	5.0V or 3.3V, 256Kbit (32Kbit x 8) ZEROPOWER짰 SRAM
	M48Z35AV-10PC1	146Kb / 20P	256 Kbit (32 Kbit x 8) ZEROPOWER SRAM
	M48Z35AV-10PC1E	223Kb / 24P	5.0V or 3.3V, 256Kbit (32Kbit x 8) ZEROPOWER짰 SRAM

More results

Similar Description - M48Z35AY-70MH1TR

Manufacturer	Part #	Datasheet	Description
STMicroelectronics	M48Z35	135Kb / 18P	256 Kbit 32Kb x8 ZEROPOWER SRAM
	M48T35	142Kb / 18P	256 Kbit 32Kb x8 TIMEKEEPER SRAM
	M48T35AY	148Kb / 19P	256 Kbit 32Kb x8 TIMEKEEPER SRAM
	M48T37Y	511Kb / 29P	3.3V-5V 256 Kbit 32Kb x8 TIMEKEEPER SRAM
	M48Z35AV-10PC1	146Kb / 20P	256 Kbit (32 Kbit x 8) ZEROPOWER SRAM
	M48Z32V	329Kb / 16P	3.3V, 256 Kbit 32 Kbit x 8 ZEROPOWER SRAM
	M68AW031A	110Kb / 19P	256 Kbit (32K x8) 3.0V Asynchronous SRAM October 2002
	M28256	132Kb / 21P	256 Kbit 32Kb x8 Parallel EEPROM with Software Data Protection
	M28C256	132Kb / 21P	256 Kbit (32Kb x8) Parallel EEPROM with Software Data Protection January 1999
	M87C257	164Kb / 22P	Address Latched 256 Kbit (32Kb x8) UV EPROM and OTP EPROM

More results

M48Z35AY-70MH1TR Datasheet(PDF) 10 Page - STMicroelectronics

M48Z35AY-70MH1TR Datasheet(HTML) 10 Page - STMicroelectronics

Similar Part No. - M48Z35AY-70MH1TR

Similar Description - M48Z35AY-70MH1TR

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

Datasheet Download

Link URL