Electronic Components Datasheet Search |
|
SST89E564RD-40-I-TQI Datasheet(PDF) 10 Page - Silicon Storage Technology, Inc |
|
SST89E564RD-40-I-TQI Datasheet(HTML) 10 Page - Silicon Storage Technology, Inc |
10 / 86 page 10 Data Sheet FlashFlex51 MCU SST89E564RD / SST89V564RD / SST89E554RC / SST89V554RC ©2003 Silicon Storage Technology, Inc. S71207-04-000 12/03 P3[2] I INT0#: External Interrupt 0 Input P3[3] I INT1#: External Interrupt 1 Input P3[4] I T0: External count input to Timer/Counter 0 P3[5] I T1: External count input to Timer/Counter 1 P3[6] O WR#: External Data Memory Write strobe P3[7] O RD#: External Data Memory Read strobe PSEN# I/O Program Store Enable: PSEN# is the Read strobe to external program. When the device is executing from internal program memory, PSEN# is inactive (High). When the device is exe- cuting code from external program memory, PSEN# is activated twice each machine cycle, except that two PSEN# activations are skipped during each access to external data memory. A forced high-to-low input transition on the PSEN# pin while the RST input is continually held high for more than 10 machine cycles will cause the device to enter external host mode pro- gramming. RST I Reset: While the oscillator is running, a “high” logic state on this pin for two machine cycles will reset the device. If the PSEN# pin is driven by a high-to-low input transition while the RST input pin is held “high,” the device will enter the external host mode, otherwise the device will enter the normal operation mode. EA# I External Access Enable: EA# must be connected to VSS in order to enable the device to fetch code from the external program memory. EA# must be strapped to VDD for internal pro- gram execution. However, Security lock level 4 will disable EA#, and program execution is only possible from internal program memory. The EA# pin can tolerate a high voltage2 of 12V. (See Section 13.0, “Electrical Specification”) ALE/PROG# I/O Address Latch Enable: ALE is the output signal for latching the low byte of the address dur- ing an access to external memory. This pin is also the programming pulse input (PROG#) for flash programming. Normally the ALE3 is emitted at a constant rate of 1/6 the crystal fre- quency4 and can be used for external timing and clocking. One ALE pulse is skipped during each access to external data memory. However, if AO is set to 1, ALE is disabled. (See “Auxiliary Register (AUXR)” in Section 3.6, “Special Function Registers”) NC I/O No Connect XTAL1 I Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits. XTAL2 O Crystal 2: Output from the inverting oscillator amplifier. VDD I Power Supply VSS I Ground T2-1.4 1207 1. I = Input; O = Output 2. It is not necessary to receive a 12V programming supply voltage during flash programming. 3.ALE loading issue: When ALE pin experiences higher loading (>30pf) during the reset, the MCU may accidentally enter into modes other than normal working mode. The solution is to add a pull-up resistor of 3-50 K Ω to VDD, e.g. for ALE pin. 4. For 6 clock mode, ALE is emitted at 1/3 of crystal frequency. TABLE 2-1: PIN DESCRIPTIONS (CONTINUED) (2 OF 2) Symbol Type1 Name and Functions |
Similar Part No. - SST89E564RD-40-I-TQI |
|
Similar Description - SST89E564RD-40-I-TQI |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |