Electronic Components Datasheet Search |
|
MAX1362 Datasheet(PDF) 6 Page - Maxim Integrated Products |
|
MAX1362 Datasheet(HTML) 6 Page - Maxim Integrated Products |
6 / 24 page Typical Operating Characteristics (VDD = 3.3V (MAX1361), VDD = 5V (MAX1362), fSCL = 1.7MHz, external clock, fSAMPLE = 94.4ksps, single-ended, unipolar, TA = +25°C, unless otherwise noted.) 4-Channel, 10-Bit, System Monitor with Programmable Trip Window and SMBus Alert Response 6 _______________________________________________________________________________________ ELECTRICAL CHARACTERISTICS (continued) (VDD = 2.7V to 3.6V (MAX1361), VDD = 4.5V to 5.5V (MAX1362), VREF = 2.048V (MAX1361), VREF = 4.096V (MAX1362), CREF = 0.1µF, fSCL = 1.7MHz, TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.) Note 1: Devices configured for unipolar single-ended inputs. Note 2: Relative accuracy is the deviation of the analog value at any code from its theoretical value after the gain and offset have been calibrated. Note 3: Offset nulled. Note 4: Conversion time is defined as the number of clock cycles needed for conversion multiplied by the clock period. Conversion time does not include acquisition time. SCL is the conversion clock in the external clock mode. Note 5: The throughput rate of the I 2C bus is limited to 94.4ksps. The MAX1361/MAX1362 can perform conversions up to 150ksps in monitor mode when not reading back results on the I 2C bus. Note 6: A filter on the SDA and SCL inputs suppresses noise spikes and delays the sampling instant. Note 7: The absolute input voltage range for the analog inputs (AIN0–AIN3) is from GND to VDD. Note 8: When the internal reference is configured to be available at AIN3/REF (SEL[2:1] = 11), decouple AIN3/REF to GND with a 0.01µF capacitor. Note 9: ADC performance is limited by the converter’s noise floor, typically 300µVP-P. Note 10: Maximum conversion throughput in internal clock mode when the data is not clocked out. Note 11: For the MAX1361, PSRR is measured as and for the MAX1362, PSRR is measured as Note 12: CB = total capacitance of one bus line in pF. Note 13: fSCLH must meet the minimum clock low time plus the rise/fall times. Note 14: A master device must provide a data hold time for SDA (referred to VIL of SCL) to bridge the undefined region of SCL’s falling edge. VV VV V VV FS FS N REF (. ) ( . ) (. . ) 55 45 21 55 45 − []× − − VV V V V VV FS FS N REF (. ) ( . ) (. . ) 36 27 21 36 27 − []× − − -160 -140 -120 -100 -80 -60 -40 -20 0 010 20304050 FFT PLOT FREQUENCY (kHz) fSAMPLE = 94.4ksps fIN = 10kHz -0.3 -0.1 -0.2 0.1 0 0.2 0.3 0 1000 DIFFERENTIAL NONLINEARITY vs. DIGITAL CODE DIGITAL OUTPUT CODE 400 200 600 800 -0.5 -0.2 -0.3 -0.4 -0.1 0 0.1 0.2 0.3 0.4 0.5 0 400 200 600 800 1000 INTEGRAL NONLINEARITY vs. DIGITAL CODE DIGITAL OUTPUT CODE |
Similar Part No. - MAX1362 |
|
Similar Description - MAX1362 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |