7 / 13 page
PALCE22V10
Document #: 38-03027 Rev. **
Page 7 of 13
Military and Industrial Switching Characteristics PALCE22V10[2,7]
22V10-10
22V10-15
22V10-25
Parameter
Description
Min.
Max.
Min.
Max.
Min.
Max.
Unit
tPD
Input to Output
Propagation Delay[8]
3
10
3
15
3
25
ns
tEA
Input to Output Enable Delay[9]
10
15
25
ns
tER
Input to Output Disable Delay[10]
10
15
25
ns
tCO
Clock to Output Delay[8]
2
7
2
8
2
15
ns
tS1
Input or Feedback Set-Up Time
6
10
18
ns
tS2
Synchronous Preset Set-Up
Time
7
10
18
ns
tH
Input Hold Time
0
0
0
ns
tP
External Clock Period (tCO + tS)
12
20
33
ns
tWH
Clock Width HIGH[6]
3
6
14
ns
tWL
Clock Width LOW[6]
3
6
14
ns
fMAX1
External Maximum Frequency
(1/(tCO + tS))
11]
76.9
50.0
30.3
MHz
fMAX2
Data Path Maximum Frequency
(1/(tWH + tWL))
[6,12 ]
142
83.3
35.7
MHz
fMAX3
Internal Feedback Maximum
Frequency (1/(tCF + tS))
[6,13]
111
68.9
32.2
MHz
tCF
Register Clock to
Feedback Input[6,14]
3
4.5
13
ns
tAW
Asynchronous Reset Width
10
15
25
ns
tAR
Asynchronous Reset
Recovery Time
6
12
25
ns
tAP
Asynchronous Reset to
Registered Output Delay
12
20
25
ns
tSPR
Synchronous Preset
Recovery Time
8
20
25
ns
tPR
Power-Up Reset Time[6,15]
1
1
1
µs