Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

74HC137 Datasheet(PDF) 2 Page - NXP Semiconductors

Part # 74HC137
Description  3-to-8 line decoder/demultiplexer with address latches; inverting
Download  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

74HC137 Datasheet(HTML) 2 Page - NXP Semiconductors

  74HC137_1 Datasheet HTML 1Page - NXP Semiconductors 74HC137_1 Datasheet HTML 2Page - NXP Semiconductors 74HC137_1 Datasheet HTML 3Page - NXP Semiconductors 74HC137_1 Datasheet HTML 4Page - NXP Semiconductors 74HC137_1 Datasheet HTML 5Page - NXP Semiconductors 74HC137_1 Datasheet HTML 6Page - NXP Semiconductors 74HC137_1 Datasheet HTML 7Page - NXP Semiconductors 74HC137_1 Datasheet HTML 8Page - NXP Semiconductors  
Zoom Inzoom in Zoom Outzoom out
 2 / 8 page
background image
December 1990
2
Philips Semiconductors
Product specification
3-to-8 line decoder/demultiplexer with
address latches; inverting
74HC/HCT137
FEATURES
• Combines 3-to-8 decoder with 3-bit latch
• Multiple input enable for easy expansion or independent
controls
• Active LOW mutually exclusive outputs
• Output capability: standard
• ICC category: MSI
GENERAL DESCRIPTION
The 74HC/HCT137 are high-speed Si-gate CMOS devices
and are pin compatible with low power Schottky TTL
(LSTTL). They are specified in compliance with JEDEC
standard no. 7A.
The 74HC/HCT137 are 3-to-8 line decoder/demultiplexers
with latches at the three address inputs (An). The “137”
essentially combines the 3-to-8 decoder function with a
3-bit storage latch. When the latch is enabled (LE = LOW),
the “137” acts as a 3-to-8 active LOW decoder. When the
latch enable (LE) goes from LOW-to-HIGH, the last data
present at the inputs before this transition, is stored in the
latches. Further address changes are ignored as long as
LE remains HIGH.
The output enable input (E1 and E2) controls the state of
the outputs independent of the address inputs or latch
operation. All outputs are HIGH unless E1 is LOW and E2
is HIGH.
The “137” is ideally suited for implementing
non-overlapping decoders in 3-state systems and strobed
(stored address) applications in bus oriented systems.
QUICK REFERENCE DATA
GND = 0 V; Tamb=25 °C; tr =tf = 6 ns
Notes
1. CPD is used to determine the dynamic power dissipation (PD in µW):
PD =CPD × VCC2 × fi + ∑ (CL × VCC2 × fo) where:
fi = input frequency in MHz
fo = output frequency in MHz
∑ (CL × VCC2 × fo) = sum of outputs
CL = output load capacitance in pF
VCC = supply voltage in V
2. For HC the condition is VI = GND to VCC
For HCT the condition is VI = GND to VCC − 1.5 V
ORDERING INFORMATION
See
“74HC/HCT/HCU/HCMOS Logic Package Information”.
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
HC
HCT
tPHL/ tPLH
propagation delay
CL = 15 pF; VCC =5 V
An to Yn
18
19
ns
LE to Yn
17
21
ns
E1 to Yn
15
17
ns
E2 to Yn
15
15
ns
CI
input capacitance
3.5
3.5
pF
CPD
power dissipation capacitance per package
notes 1 and 2
57
59
pF


Similar Part No. - 74HC137_1

ManufacturerPart #DatasheetDescription
logo
NXP Semiconductors
74HC137 PHILIPS-74HC137_15 Datasheet
114Kb / 19P
   3-to-8 line decoder, demultiplexer with address latches; inverting
Rev. 03-11 November 2004
More results

Similar Description - 74HC137_1

ManufacturerPart #DatasheetDescription
logo
NXP Semiconductors
74HC137 PHILIPS-74HC137 Datasheet
107Kb / 19P
   3-to-8 line decoder, demultiplexer with address latches inverting
Rev. 03-11 November 2004
74HC137 PHILIPS-74HC137 Datasheet
68Kb / 8P
   3-to-8 line decoder/demultiplexer with address latches; inverting
Rev. 03-11 November 2004
74HC137 PHILIPS-74HC137_15 Datasheet
114Kb / 19P
   3-to-8 line decoder, demultiplexer with address latches; inverting
Rev. 03-11 November 2004
logo
Nexperia B.V. All right...
74HC137 NEXPERIA-74HC137 Datasheet
273Kb / 16P
   3-to-8 line decoder, demultiplexer with address latches; inverting
Rev. 5 - 4 August 2021
logo
NXP Semiconductors
74HC237 PHILIPS-74HC237_15 Datasheet
227Kb / 17P
   3-to-8 line decoder, demultiplexer with address latches
Rev. 6-23 August 2012
logo
Fairchild Semiconductor
DM74ALS137 FAIRCHILD-DM74ALS137 Datasheet
57Kb / 6P
   3 to 8 Line Decoder/Demultiplexer with Address Latches
logo
NXP Semiconductors
74HC237 NXP-74HC237_10 Datasheet
150Kb / 17P
   3-to-8 line decoder, demultiplexer with address latches
Rev. 4-10 January 2011
logo
Nexperia B.V. All right...
74HC237 NEXPERIA-74HC237 Datasheet
276Kb / 16P
   3-to-8 line decoder, demultiplexer with address latches
Rev. 8 - 26 October 2021
logo
NXP Semiconductors
74HC237 NXP-74HC237_11 Datasheet
150Kb / 17P
   3-to-8 line decoder, demultiplexer with address latches
Rev. 4-10 January 2011
74HC237 PHILIPS-74HC237 Datasheet
68Kb / 9P
   3-to-8 line decoder/demultiplexer with address latches
December 1990
More results


Html Pages

1 2 3 4 5 6 7 8


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com