Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CYP15G0402DXB-BGXC Datasheet(PDF) 9 Page - Cypress Semiconductor

Part # CYP15G0402DXB-BGXC
Description  Quad HOTLink II??SERDES
Download  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CYP15G0402DXB-BGXC Datasheet(HTML) 9 Page - Cypress Semiconductor

Back Button CYP15G0402DXB-BGXC Datasheet HTML 5Page - Cypress Semiconductor CYP15G0402DXB-BGXC Datasheet HTML 6Page - Cypress Semiconductor CYP15G0402DXB-BGXC Datasheet HTML 7Page - Cypress Semiconductor CYP15G0402DXB-BGXC Datasheet HTML 8Page - Cypress Semiconductor CYP15G0402DXB-BGXC Datasheet HTML 9Page - Cypress Semiconductor CYP15G0402DXB-BGXC Datasheet HTML 10Page - Cypress Semiconductor CYP15G0402DXB-BGXC Datasheet HTML 11Page - Cypress Semiconductor CYP15G0402DXB-BGXC Datasheet HTML 12Page - Cypress Semiconductor CYP15G0402DXB-BGXC Datasheet HTML 13Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 29 page
background image
CYP15G0402DXB
CYV15G0402DXB
Document #: 38-02057 Rev. *G
Page 9 of 29
FRAMCHAR
Three-level Select [5]
Static Control Input
Framing Character Select. Used to control the type of character used for framing the
received data streams.
When MID, the framer looks for both positive and negative disparity versions of the
eight-bit Comma character.
When HIGH, the framer looks for both positive and negative disparity versions of the
K28.5 character.
Configuring FRAMCHAR to LOW is reserved for component test.
RXCLKA±
RXCLKB±
RXCLKC±
RXCLKD±
LVTTL Output Clock Receive Character Clock Output. These true and complement clocks are the Receive
interface clocks which are used to control timing of data output transfers. These clocks
are output continuously at either the dual-character rate (1/20th the serial bit-rate) or
character rate (1/10th the serial bit-rate) of the data being received, as selected by
RXRATE.
RFMODE
Three-level Select[5]
Static Control Input
Reframe Mode Select. Used to control the type of character framing used to adjust the
character boundaries (based on detection of one or more framing characters in the
received serial bit stream). This signal operates in conjunction with the type of framing
character selected.
When LOW, the Low-Latency Framer is selected. This will frame on each occurrence
of the selected framing character(s) in the received data stream. This mode of framing
stretches the recovered character clock for one or multiple cycles to align that clock with
the recovered data.
When MID, the Cypress-mode Multi-Byte parallel Framer is selected. This requires a
pair of the selected framing character(s), on identical 10-bit boundaries, within a span
of 50 bits, before the character boundaries are adjusted. The recovered character clock
remains in the same phase regardless of character offset.
When HIGH, the alternate mode Multi-Byte parallel Framer is selected. This requires
detection of the selected framing character(s) of the allowed disparities in the received
serial bit stream, on identical 10-bit boundaries, on four directly adjacent characters.
The recovered character clock remains in the same phase regardless of character
offset.
Device Control Signals
PARCTL
Three-levelSelect[5],
Static Control Input
Parity Check/Generate Control. Used to control the different parity check and
generate functions.
When LOW, parity checking is disabled, and the RXOPx outputs are all disabled
(High-Z).
When MID, theTXDx[9:0] inputs are checked (along with TXOPx) for valid ODD parity,
and ODD parity is generated for the RXDx[9:0] outputs and presented on RXOPx.
When HIGH, parity checking and generation are enabled. The TXDx[9:0] inputs are
checked (along with TXOPx) for valid ODD parity, and ODD parity is generated for the
RXDx[9:0] and COMDETx outputs and presented on RXOPx. See Table 8 for details.
REFCLK±
Differential LVPECL
or single-ended
LVCMOS input clock
Reference Clock. This clock input is used as the timing reference for the transmit PLL.
It is also used as the centering frequency of the Range Controller block of the Receive
CDR PLLs. This input clock may also be selected to clock the transmit input interface.
When driven by a a single-ended LVCMOS or LVTTL clock source, connect the clock
source to either the true or complement REFCLK input and leave the alternate REFCLK
input open (floating). When driven by an LVPECL clock source, the clock must be a
differential clock, using both inputs.
When TXCKSEL = LOW, REFCLK is also used as the clock for the parallel transmit data
(input) interface.
SPDSEL
Three-levelSelect[5],
Static Control Input
Serial Rate Select. This input specifies the operating bit-rate range of both transmit and
receive PLLs. LOW = 195–400 MBaud, MID = 400–800 MBaud, HIGH =
800–1500 MBaud. When SPDSEL is LOW, setting TXRATE = HIGH (Half-rate
Reference Clock) is invalid.
Pin Descriptions CYP(V)15G0402DXB Quad HOTLink II™ SERDES (continued)
Name
I/O Characteristics Signal Description


Similar Part No. - CYP15G0402DXB-BGXC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CYP15G0402DX CYPRESS-CYP15G0402DX Datasheet
852Kb / 27P
   Quad HOTLinkII SERDES
CYP15G0402DX-BGC CYPRESS-CYP15G0402DX-BGC Datasheet
852Kb / 27P
   Quad HOTLinkII SERDES
CYP15G0402DX-BGI CYPRESS-CYP15G0402DX-BGI Datasheet
852Kb / 27P
   Quad HOTLinkII SERDES
More results

Similar Description - CYP15G0402DXB-BGXC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CYP15G0401DXB CYPRESS-CYP15G0401DXB Datasheet
4Mb / 53P
   Quad HOTLink II Transceiver
CYP15G0401DXA CYPRESS-CYP15G0401DXA Datasheet
1Mb / 48P
   Quad HOTLink II Transceiver
CYP15G0401DXB CYPRESS-CYP15G0401DXB_05 Datasheet
571Kb / 53P
   Quad HOTLink II??Transceiver
CYP15G0401TB CYPRESS-CYP15G0401TB Datasheet
286Kb / 30P
   Quad HOTLink II??Transmitter
CYP15G0401RB CYPRESS-CYP15G0401RB Datasheet
316Kb / 35P
   Quad HOTLink II??Receiver
CYV15G0403TB CYPRESS-CYV15G0403TB Datasheet
686Kb / 21P
   Independent Clock Quad HOTLink II??Serializer
CYP15G0403DXB CYPRESS-CYP15G0403DXB_07 Datasheet
1Mb / 45P
   Independent Clock Quad HOTLink II??Transceiver
CYV15G0403TB CYPRESS-CYV15G0403TB_09 Datasheet
684Kb / 21P
   Independent Clock Quad HOTLink II Serializer
CYP15G0403DXB CYPRESS-CYP15G0403DXB_09 Datasheet
1Mb / 45P
   Independent Clock Quad HOTLink II Transceiver
CYV15G0404RB CYPRESS-CYV15G0404RB_07 Datasheet
452Kb / 27P
   Independent Clock Quad HOTLink II??Deserializing Reclocker
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com