Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CYV15G0401DXB-BGI Datasheet(PDF) 8 Page - Cypress Semiconductor

Part # CYV15G0401DXB-BGI
Description  Quad HOTLink II??Transceiver
Download  53 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CYV15G0401DXB-BGI Datasheet(HTML) 8 Page - Cypress Semiconductor

Back Button CYV15G0401DXB-BGI Datasheet HTML 4Page - Cypress Semiconductor CYV15G0401DXB-BGI Datasheet HTML 5Page - Cypress Semiconductor CYV15G0401DXB-BGI Datasheet HTML 6Page - Cypress Semiconductor CYV15G0401DXB-BGI Datasheet HTML 7Page - Cypress Semiconductor CYV15G0401DXB-BGI Datasheet HTML 8Page - Cypress Semiconductor CYV15G0401DXB-BGI Datasheet HTML 9Page - Cypress Semiconductor CYV15G0401DXB-BGI Datasheet HTML 10Page - Cypress Semiconductor CYV15G0401DXB-BGI Datasheet HTML 11Page - Cypress Semiconductor CYV15G0401DXB-BGI Datasheet HTML 12Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 53 page
background image
CYV15G0401DXB
CYP15G0401DXB
CYW15G0401DXB
Document #: 38-02002 Rev. *L
Page 8 of 53
Pin Descriptions
CYP(V)(W)15G0401DXB Quad HOTLink II Transceiver
Pin Name
I/O Characteristics
Signal Description
Transmit Path Data Signals
TXPERA
TXPERB
TXPERC
TXPERD
LVTTL Output, changes
relative to REFCLK
[4]
Transmit Path Parity Error. Active HIGH. Asserted (HIGH) if parity checking is
enabled and a parity error is detected at the Encoder. This output is HIGH for one
transmit character clock period to indicate detection of a parity error in the character
presented to the Encoder.
If a parity error is detected, the character in error is replaced with a C0.7 character to
force a corresponding bad-character detection at the remote end of the link. This
replacement takes place regardless of the encoded/non-encoded state of the
interface.
When BIST is enabled for the specific transmit channel, BIST progress is presented
on these outputs. Once every 511 character times (plus a 16-character Word Sync
Sequence when the receive channels are clocked by a common clock, i.e., RXCKSEL
= LOW or HIGH), the associated TXPERx signal will pulse HIGH for one
transmit-character clock period (if RXCKSEL= MID) or seventeen transmit- character
clock periods (if RXCKSEL = LOW or HIGH and Encoder is enabled) to indicate a
complete pass through the BIST sequence. Therefore, in this case TXPERx signal
will pulse HIGH for one transmit-character clock period.
These outputs also provide indication of a transmit Phase-align Buffer underflow or
overflow. When the transmit Phase-align Buffers are enabled (TXCKSEL
≠ LOW, or
TXCKSEL = LOW and TXRATE = HIGH), if an underflow or overflow condition is
detected, TXPERx for the channel in error is asserted and remains asserted until
either an atomic Word Sync Sequence is transmitted or TXRST is sampled LOW to
re-center the transmit Phase-align Buffers.
TXCTA[1:0]
TXCTB[1:0]
TXCTC[1:0]
TXCTD[1:0]
LVTTL Input,
synchronous,
sampled by the
selected TXCLKx
↑ or
REFCLK
[4]
Transmit Control. These inputs are captured on the rising edge of the transmit
interface clock as selected by TXCKSEL, and are passed to the Encoder or Transmit
Shifter. They identify how the associated TXDx[7:0] characters are interpreted. When
the Encoder is bypassed, these inputs are interpreted as data bits of 10-bit input
character. When the Encoder is enabled, these inputs determine if the TXDx[7:0]
character is encoded as Data, a Special Character code, a K28.5 fill character or a
Word Sync Sequence. See Table 1 for details.
TXDA[7:0]
TXDB[7:0]
TXDC[7:0]
TXDD[7:0]
LVTTL Input,
synchronous,
sampled by the
selected TXCLKx
↑ or
REFCLK
[4]
Transmit Data Inputs. These inputs are captured on the rising edge of the transmit
interface clock as selected by TXCKSEL and passed to the Encoder or Transmit
Shifter.
When the Encoder is enabled (TXMODE[1:0]
≠ LOW), TXDx[7:0] specify the specific
data or command character to be sent. When the Encoder is bypassed, these inputs
are interpreted as data bits of the 10-bit input character. See Table 1 for details.
TXOPA
TXOPB
TXOPC
TXOPD
LVTTL Input,
synchronous,
internal pull-up,
sampled by the
respective TXCLKx
↑ or
REFCLK
[4]
Transmit Path Odd Parity. When parity checking is enabled (PARCTL
≠ LOW), the
parity captured at these inputs is XORed with the data on the associated TXDx bus
(and sometimes TXCT[1:0]) to verify the integrity of the captured character. See
Table 2 for details.
SCSEL
LVTTL Input,
synchronous,
internal pull-down,
sampled by
TXCLKA
or REFCLK
[4]
Special Character Select. Used in some transmit modes along with TXCTx[1:0] to
encode special characters or to initiate a Word Sync Sequence. When the transmit
paths are configured for independent input clocks (TXCKSEL = MID), SCSEL is
captured relative to TXCLKA
↑.
Note:
4.
When REFCLK is configured for half-rate operation (TXRATE = HIGH), these inputs are sampled (or the outputs change) relative to both the rising and falling
edges of REFCLK.


Similar Part No. - CYV15G0401DXB-BGI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CYV15G0401DXB-BGI CYPRESS-CYV15G0401DXB-BGI Datasheet
4Mb / 53P
   Quad HOTLink II Transceiver
More results

Similar Description - CYV15G0401DXB-BGI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CYP15G0401DXB CYPRESS-CYP15G0401DXB Datasheet
4Mb / 53P
   Quad HOTLink II Transceiver
CYP15G0401DXA CYPRESS-CYP15G0401DXA Datasheet
1Mb / 48P
   Quad HOTLink II Transceiver
CYP15G0403DXB CYPRESS-CYP15G0403DXB_07 Datasheet
1Mb / 45P
   Independent Clock Quad HOTLink II??Transceiver
CYP15G0403DXB CYPRESS-CYP15G0403DXB_09 Datasheet
1Mb / 45P
   Independent Clock Quad HOTLink II Transceiver
CYP15G0403DXB CYPRESS-CYP15G0403DXB Datasheet
2Mb / 43P
   Independent Clock Quad HOTLink II-TM Transceiver
CYP15G0402DXB CYPRESS-CYP15G0402DXB Datasheet
615Kb / 29P
   Quad HOTLink II??SERDES
CYP15G0401TB CYPRESS-CYP15G0401TB Datasheet
286Kb / 30P
   Quad HOTLink II??Transmitter
CYV15G0404DXB CYPRESS-CYV15G0404DXB Datasheet
809Kb / 43P
   Independent Clock Quad HOTLink II??Transceiver with Reclocker
CYP15G0401RB CYPRESS-CYP15G0401RB Datasheet
316Kb / 35P
   Quad HOTLink II??Receiver
CYV15G0404DXB CYPRESS-CYV15G0404DXB_07 Datasheet
1Mb / 44P
   Independent Clock Quad HOTLink II??Transceiver with Reclocker
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com