Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY28401OC Datasheet(PDF) 6 Page - Cypress Semiconductor

Part # CY28401OC
Description  100-MHz Differential Buffer for PCI Express and SATA
Download  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY28401OC Datasheet(HTML) 6 Page - Cypress Semiconductor

Back Button CY28401OC Datasheet HTML 2Page - Cypress Semiconductor CY28401OC Datasheet HTML 3Page - Cypress Semiconductor CY28401OC Datasheet HTML 4Page - Cypress Semiconductor CY28401OC Datasheet HTML 5Page - Cypress Semiconductor CY28401OC Datasheet HTML 6Page - Cypress Semiconductor CY28401OC Datasheet HTML 7Page - Cypress Semiconductor CY28401OC Datasheet HTML 8Page - Cypress Semiconductor CY28401OC Datasheet HTML 9Page - Cypress Semiconductor CY28401OC Datasheet HTML 10Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 14 page
background image
CY28401
Document #: 38-07592 Rev. *A
Page 6 of 14
PWRDWN# Clarification[1]
The PWRDWN# pin is used to shut off all clocks cleanly and
instruct the device to evoke power savings mode. Additionally,
PWRDWN# should be asserted prior to shutting off the input
clock or power to ensure all clocks shut down in a glitch-free
manner. PWRDWN# is an asynchronous active LOW input.
This signal is synchronized internal to the device prior to
powering down the clock buffer. PWRDWN# is an
asynchronous input for powering up the system. When
PWRDWN# is asserted LOW, all clocks will be held HIGH or
three-stated (depending on the state of the control register
drive mode and OE bits) prior to turning off the VCO. All clocks
will start and stop without any abnormal behavior and must
meet all AC and DC parameters. This means no glitches,
frequency shifting or amplitude abnormalities among others.
PWRDWN# Assertion
When PWRDWN# is sampled LOW by two consecutive rising
edges of DIFC, all DIFT outputs will be held HIGH or
three-stated (depending on the state of the control register
drive mode and OE bits) on the next DIFC HIGH-to-LOW
transition. When the SMBus power-down drive mode bit is
programmed to ‘0’, all clock outputs will be held with the DIFT
pin driven high at 2 x Iref and DIFC three-state. However, if the
control register PWRDWN# drive mode bit is programmed to
‘1’, then both DIFT and the DIFC are three-stated.
PWRDWN# Deassertion
The power-up latency is less than 1 ms. This is the time from
the deassertion of the PWRDWN# pin or the ramping of the
power supply or the time from valid SRC_IN input clocks until
the time that stable clocks are output from the buffer chip (PLL
locked). If the control register PWRDWN# three-state bit is
programmed to ‘1’, all differential outputs must be driven high
in less than 300
µs of PWRDWN# deassertion to a voltage
greater than 200 mV.
Notes:
1. Disabling of the SRCT_IN input clock prior to assertion of PWRDWN# is an undefined mode and not recommended. Operation in this mode may result in glitches
excessive frequency shifting.
2. The total power-up latency from power on to all outputs active is less than 1 ms (assuming a valid clock is present on SRC_IN input).
3. Lock output is a latched signal that is reset with the assertion of PWRDWN# or when VDD < 1.8V,
4. Special care must be taken to ensure that no abnormal clock behavior occurs after the assertion PLL LOCK (i.e., overshoot undershoot is allowed).
5. If power is valid and PWRDWN# is deasserted but no input clocks are present on the SRC_IN input, DIF clocks will remain disabled. Only after valid input clocks
are detected, valid power, PWRDWN# deasserted with the PLL locked and stable are the DIF outputs enabled.
Table 4. Buffer Power-up State Machine
State
Description
0
3.3V Buffer power off
1
After 3.3V supply is detected to rise above 1.8V - 2.0V, the buffer enters state 1 and initiates a 0.2-ms–0.3-ms delay
2[5]
Buffer waits for a valid clock on the SRC_IN input and PWRDWN# deassertion
3[2,3,4]
Once the PLL is locked to the SRC_IN input clock, the buffer enters state 3 and enables outputs for normal operation
PWRDWN#
DIFC
DIFT
Figure 1. PWRDWN# Assertion Diagram
DIFC
DIFT
Tstable
<1mS
PWRDWN#
Tdrive_Pwrdwn#
<300uS, >200mV
Figure 2. PWRDWN# Deassertion Diagram


Similar Part No. - CY28401OC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY28401OC CYPRESS-CY28401OC Datasheet
235Kb / 14P
   100-MHz Differential Buffer for PCI Express and SATA
logo
SpectraLinear Inc
CY28401OC SPECTRALINEAR-CY28401OC Datasheet
180Kb / 13P
   100 MHz Differential Buffer for PCI Express and SATA
logo
Cypress Semiconductor
CY28401OCT CYPRESS-CY28401OCT Datasheet
235Kb / 14P
   100-MHz Differential Buffer for PCI Express and SATA
logo
SpectraLinear Inc
CY28401OCT SPECTRALINEAR-CY28401OCT Datasheet
180Kb / 13P
   100 MHz Differential Buffer for PCI Express and SATA
More results

Similar Description - CY28401OC

ManufacturerPart #DatasheetDescription
logo
SpectraLinear Inc
CY28400 SPECTRALINEAR-CY28400 Datasheet
163Kb / 12P
   100 MHz Differential Buffer for PCI Express and SATA
logo
Cypress Semiconductor
CY28400 CYPRESS-CY28400_05 Datasheet
220Kb / 13P
   100-MHz Differential Buffer for PCI Express and SATA
CY28400 CYPRESS-CY28400 Datasheet
245Kb / 14P
   100-MHz Differential Buffer for PCI Express and SATA
CY28401 CYPRESS-CY28401 Datasheet
235Kb / 14P
   100-MHz Differential Buffer for PCI Express and SATA
logo
SpectraLinear Inc
CY28400-2 SPECTRALINEAR-CY28400-2 Datasheet
237Kb / 15P
   100 MHz Differential Buffer for PCI Express and SATA
logo
Silicon Laboratories
SL28DB200 SILABS-SL28DB200 Datasheet
127Kb / 8P
   100 MHz Differential Buffer for PCI Express and SATA
logo
SpectraLinear Inc
CY28800 SPECTRALINEAR-CY28800 Datasheet
210Kb / 15P
   100-MHz Differential Buffer for PCI Express and SATA
CY28401 SPECTRALINEAR-CY28401 Datasheet
180Kb / 13P
   100 MHz Differential Buffer for PCI Express and SATA
logo
Cypress Semiconductor
CY28400-2 CYPRESS-CY28400-2 Datasheet
371Kb / 16P
   100-MHz Differential Buffer for PCI Express and SATA
CY28800 CYPRESS-CY28800 Datasheet
328Kb / 16P
   100-MHz Differential Buffer for PCI Express and SATA
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com