10 / 14 page
CY2077
Document Number: 38-07210 Rev. *C
Page 10 of 14
Typical Duty Cycle[9] Trends for CY2077
Figure 9. Duty Cycle vs. VDD over Temperatures
Figure 10. Duty Cycle vs. Output Load
Figure 11. Duty Cycle vs. Output Frequency over Temperatures
Duty Cycle vs. VDD over Temperature
(TTL Duty Cycle Output, Fout=50MHz, Cload =
50pF)
45.00
47.00
49.00
51.00
53.00
55.00
4.0
4.5
5.0
5.5
6.0
VDD (V)
-40C
25C
85C
Duty Cycle vs. VDD over Temperature
(CMOS Duty Cycle Ouput, Fout=50MHz,
Cload=50pF)
45.00
47.00
49.00
51.00
53.00
55.00
2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0
VDD (v)
-40C
25C
85C
Duty Cycle vs. CLoad with Various VDD
(Fout = 50MHz, Temp = 25C)
45.00
47.00
49.00
51.00
53.00
55.00
10 15 20 25 30 35 40 45 50 55
Cload (pF)
VDD=4.5V
VDD=5.0V
VDD=5.5V
Output Duty Cycle vs. Fout over Temperature
(Vdd = 5V, Cload = 15pF)
50.00%
51.00%
52.00%
53.00%
54.00%
55.00%
20
30
40
50
60
70
80
Output Frequency (MHz)
25C
85C
-40C
Note
9. Duty cycle is measured at 1.4V for TTL output and 0.5 VDD for CMOS output.
[+] Feedback
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
