Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C1524V18-167BZC Datasheet(PDF) 7 Page - Cypress Semiconductor

Part # CY7C1524V18-167BZC
Description  72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1524V18-167BZC Datasheet(HTML) 7 Page - Cypress Semiconductor

Back Button CY7C1524V18-167BZC Datasheet HTML 3Page - Cypress Semiconductor CY7C1524V18-167BZC Datasheet HTML 4Page - Cypress Semiconductor CY7C1524V18-167BZC Datasheet HTML 5Page - Cypress Semiconductor CY7C1524V18-167BZC Datasheet HTML 6Page - Cypress Semiconductor CY7C1524V18-167BZC Datasheet HTML 7Page - Cypress Semiconductor CY7C1524V18-167BZC Datasheet HTML 8Page - Cypress Semiconductor CY7C1524V18-167BZC Datasheet HTML 9Page - Cypress Semiconductor CY7C1524V18-167BZC Datasheet HTML 10Page - Cypress Semiconductor CY7C1524V18-167BZC Datasheet HTML 11Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 28 page
background image
CY7C1522V18
CY7C1529V18
CY7C1523V18
CY7C1524V18
Document #: 38-05564 Rev. *D
Page 7 of 28
CQ
Echo Clock
CQ is referenced with respect to C. This is a free running clock and is synchronized to the
Input clock for output data (C) of the DDR-II. In the single clock mode, CQ is generated with
respect to K. The timings for the echo clocks are shown in the AC timing table.
CQ
Echo Clock
CQ is referenced with respect to C. This is a free-running clock and is synchronized to the
Input clock for output data (C) of the DDR-II. In the single clock mode, CQ is generated with
respect to K. The timings for the echo clocks are shown in the AC timing table.
ZQ
Input
Output Impedance Matching Input. This input is used to tune the device outputs to the system
data bus impedance. CQ, CQ, and Q[x:0] output impedance are set to 0.2 x RQ, where RQ is a
resistor connected between ZQ and ground. Alternately, this pin can be connected directly to
VDDQ, which enables the minimum impedance mode. This pin cannot be connected directly to
GND or left unconnected.
DOFF
Input
DLL Turn Off, active LOW. Connecting this pin to ground will turn off the DLL inside the device.
The timings in the DLL turned off operation will be different from those listed in this data sheet.
TDO
Output
TDO for JTAG.
TCK
Input
TCK pin for JTAG.
TDI
Input
TDI pin for JTAG.
TMS
Input
TMS pin for JTAG.
VSS/144M
Input
Address expansion for 144M. Can be tied to any voltage level.
VSS/288M
Input
Address expansion for 288M. Can be tied to any voltage level.
VREF
Input-
Reference
Reference Voltage Input. Static input used to set the reference level for HSTL inputs and
Outputs as well as AC measurement points.
VDD
Power Supply
Power supply inputs to the core of the device.
VSS
Ground
Ground for the device.
VDDQ
Power Supply
Power supply inputs for the outputs of the device.
NC
N/A
Not connected to the die. Can be tied to any voltage level.
Pin Definitions (continued)
Pin Name
I/O
Pin Description


Similar Part No. - CY7C1524V18-167BZC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1524AV18 CYPRESS-CY7C1524AV18 Datasheet
1Mb / 28P
   72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1524AV18 CYPRESS-CY7C1524AV18 Datasheet
686Kb / 30P
   72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1524AV18-167BZC CYPRESS-CY7C1524AV18-167BZC Datasheet
1Mb / 28P
   72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1524AV18-167BZC CYPRESS-CY7C1524AV18-167BZC Datasheet
686Kb / 30P
   72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1524AV18-167BZI CYPRESS-CY7C1524AV18-167BZI Datasheet
1Mb / 28P
   72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
More results

Similar Description - CY7C1524V18-167BZC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1522AV18 CYPRESS-CY7C1522AV18_07 Datasheet
686Kb / 30P
   72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1522AV18 CYPRESS-CY7C1522AV18 Datasheet
1Mb / 28P
   72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1522JV18 CYPRESS-CY7C1522JV18 Datasheet
664Kb / 27P
   72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1522KV18 CYPRESS-CY7C1522KV18 Datasheet
888Kb / 31P
   72-Mbit DDR II SIO SRAM 2-Word Burst Architecture
CY7C1523KV18 CYPRESS-CY7C1523KV18_13 Datasheet
792Kb / 28P
   72-Mbit DDR II SIO SRAM Two-Word Burst Architecture
CY7C1392JV18 CYPRESS-CY7C1392JV18 Datasheet
1Mb / 26P
   18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1422JV18 CYPRESS-CY7C1422JV18 Datasheet
678Kb / 28P
   36-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1392BV18 CYPRESS-CY7C1392BV18 Datasheet
483Kb / 27P
   18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1422AV18 CYPRESS-CY7C1422AV18 Datasheet
466Kb / 28P
   36-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1392CV18 CYPRESS-CY7C1392CV18 Datasheet
695Kb / 30P
   18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com