Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C1381CV25-117BZC Datasheet(PDF) 7 Page - Cypress Semiconductor

Part # CY7C1381CV25-117BZC
Description  18-Mbit (512K x 36/1M x 18) Flow-Through SRAM
Download  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1381CV25-117BZC Datasheet(HTML) 7 Page - Cypress Semiconductor

Back Button CY7C1381CV25-117BZC Datasheet HTML 3Page - Cypress Semiconductor CY7C1381CV25-117BZC Datasheet HTML 4Page - Cypress Semiconductor CY7C1381CV25-117BZC Datasheet HTML 5Page - Cypress Semiconductor CY7C1381CV25-117BZC Datasheet HTML 6Page - Cypress Semiconductor CY7C1381CV25-117BZC Datasheet HTML 7Page - Cypress Semiconductor CY7C1381CV25-117BZC Datasheet HTML 8Page - Cypress Semiconductor CY7C1381CV25-117BZC Datasheet HTML 9Page - Cypress Semiconductor CY7C1381CV25-117BZC Datasheet HTML 10Page - Cypress Semiconductor CY7C1381CV25-117BZC Datasheet HTML 11Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 35 page
background image
CY7C1381CV25
CY7C1383CV25
Document #: 38-05241 Rev. *B
Page 7 of 35
ADSC
85
B4
A8
Input-
Synchronous
Address Strobe from Controller, sampled
on the rising edge of CLK, active LOW.
When asserted LOW, addresses presented
to the device are captured in the address
registers. A[1:0] are also loaded into the burst
counter. When ADSP and ADSC are both
asserted, only ADSP is recognized.
BWE
87
M4
A7
Input-
Synchronous
Byte Write Enable Input, active LOW.
Sampled on the rising edge of CLK. This
signal must be asserted LOW to conduct a
byte write.
ZZ
64
T7
H11
Input-
Asynchronous
ZZ “sleep” Input, active HIGH. When
asserted HIGH places the device in a
non-time-critical “sleep” condition with data
integrity preserved. For normal operation,
this pin has to be LOW or left floating. ZZ pin
has an internal pull-down.
DQs
52,53,56,57,58,
59,62,63,68,69,
72,73,74,75,78,
79,2,3,6,7,8,9,
12,13,18,19,22,
23,24,25,28,29
K6,L6,M6,N6,K7
,L7,N7,P7,E6,F
6,G6,H6,D7,E7,
G7,H7,D1,E1,G
1,H1,E2,F2,G2,
H2,K1,L1,N1,P1
,K2,L2,M2,N2
M11,L11,K11,
J11,J10,K10,
L10,M10,D10,
E10,F10,G10,
D11,E11,F11,
G11,D1,E1,
F1,G1,D2,E2,
F2,G2,J1,K1,
L1,M1,J2,
K2,L2,M2,
I/O-
Synchronous
Bidirectional Data I/O lines. As inputs, they
feed into an on-chip data register that is
triggered by the rising edge of CLK. As
outputs, they deliver the data contained in
the memory location specified by the
addresses presented during the previous
clock rise of the read cycle. The direction of
the pins is controlled by OE. When OE is
asserted LOW, the pins behave as outputs.
When HIGH, DQs and DQP[A:D] are placed
in a tri-state condition.The outputs are
automatically tri-stated during the data
portion of a write sequence, during the first
clock when emerging from a deselected
state, and when the device is deselected,
regardless of the state of OE.
DQP[A:D]
51,80,1,30
P6,D6,D2,P2
N11,C11,C1,N1
I/O-
Synchronous
Bidirectional Data Parity I/O Lines.
Functionally, these signals are identical to
DQs. During write sequences, DQP[A:D] is
controlled by BW[A:D] correspondingly.
MODE
31
R3
R1
Input-Static
Selects Burst Order. When tied to GND
selects linear burst sequence. When tied to
VDD or left floating selects interleaved burst
sequence. This is a strap pin and should
remain static during device operation. Mode
Pin has an internal pull-up.
VDD
15,41,65,91
J2,C4,J4,R4,J6
D4,D8,E4,
E8,F4,F8,
G4,G8,H4,
H8,J4,J8,
K4,K8,L4,
L8,M4,M8
Power Supply Power supply inputs to the core of the
device.
CY7C1381CV25–Pin Definitions (continued)
Name
TQFP
(3-Chip
Enable)
BGA
(1-Chip
Enable)
fBGA
(3-Chip
Enable)
I/O
Description


Similar Part No. - CY7C1381CV25-117BZC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1381C CYPRESS-CY7C1381C Datasheet
564Kb / 36P
   18-Mb (512K x 36/1M x 18) Flow-Through SRAM
CY7C1381C-100AC CYPRESS-CY7C1381C-100AC Datasheet
564Kb / 36P
   18-Mb (512K x 36/1M x 18) Flow-Through SRAM
CY7C1381C-100AI CYPRESS-CY7C1381C-100AI Datasheet
564Kb / 36P
   18-Mb (512K x 36/1M x 18) Flow-Through SRAM
CY7C1381C-100BGC CYPRESS-CY7C1381C-100BGC Datasheet
564Kb / 36P
   18-Mb (512K x 36/1M x 18) Flow-Through SRAM
CY7C1381C-100BGI CYPRESS-CY7C1381C-100BGI Datasheet
564Kb / 36P
   18-Mb (512K x 36/1M x 18) Flow-Through SRAM
More results

Similar Description - CY7C1381CV25-117BZC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1381D CYPRESS-CY7C1381D_07 Datasheet
1Mb / 29P
   18-Mbit (512K x 36/1M x 18) Flow-Through SRAM
CY7C1381D CYPRESS-CY7C1381D Datasheet
469Kb / 29P
   18-Mbit (512K x 36/1M x 18) Flow-Through SRAM
CY7C1381DV25 CYPRESS-CY7C1381DV25 Datasheet
1Mb / 28P
   18-Mbit (512K x 36/1M x 18) Flow-Through SRAM
CY7C1383C CYPRESS-CY7C1383C Datasheet
564Kb / 36P
   18-Mb (512K x 36/1M x 18) Flow-Through SRAM
CY7C1441AV25 CYPRESS-CY7C1441AV25 Datasheet
529Kb / 31P
   36-Mbit (1M x 36/2M x 18/512K x 72) Flow-Through SRAM
CY7C1441AV33 CYPRESS-CY7C1441AV33 Datasheet
572Kb / 31P
   36-Mbit (1M x 36/2M x 18/512K x 72) Flow-Through SRAM
CY7C1371D CYPRESS-CY7C1371D_07 Datasheet
1,011Kb / 29P
   18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBL??Architecture
CY7C1371C CYPRESS-CY7C1371C Datasheet
791Kb / 33P
   18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBL Architecture
CY7C1371D CYPRESS-CY7C1371D Datasheet
447Kb / 30P
   18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBLTM Architecture
CY7C1371DV25 CYPRESS-CY7C1371DV25 Datasheet
444Kb / 28P
   18-Mbit (512K x 36/1M x 18) Flow-Through SRAM with NoBL??Architecture
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com