Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C374I-100JI Datasheet(PDF) 7 Page - Cypress Semiconductor

Part # CY7C374I-100JI
Description  UltraLogic??128-Macrocell Flash CPLD
Download  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C374I-100JI Datasheet(HTML) 7 Page - Cypress Semiconductor

Back Button CY7C374I-100JI Datasheet HTML 3Page - Cypress Semiconductor CY7C374I-100JI Datasheet HTML 4Page - Cypress Semiconductor CY7C374I-100JI Datasheet HTML 5Page - Cypress Semiconductor CY7C374I-100JI Datasheet HTML 6Page - Cypress Semiconductor CY7C374I-100JI Datasheet HTML 7Page - Cypress Semiconductor CY7C374I-100JI Datasheet HTML 8Page - Cypress Semiconductor CY7C374I-100JI Datasheet HTML 9Page - Cypress Semiconductor CY7C374I-100JI Datasheet HTML 10Page - Cypress Semiconductor CY7C374I-100JI Datasheet HTML 11Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 15 page
background image
USE ULTRA37000™ FOR
ALL NEW DESIGNS
CY7C374i
Document #: 38-03031 Rev. *A
Page 7 of 15
Switching Characteristics Over the Operating Range [14]
Parameter
Description
7C374i–125
7C374i–100
7C374i–83
7C374iL–83
7C374i–66
7C374iL–66
Unit
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Combinatorial Mode Parameters
tPD
Input to Combinatorial Output[1]
10
12
15
20
ns
tPDL
Input to Output Through Transparent Input or
Output Latch[1]
13
15
18
22
ns
tPDLL
Input to Output Through Transparent Input and
Output Latches[1]
15
16
19
24
ns
tEA
Input to Output Enable[1]
14
16
19
24
ns
tER
Input to Output Disable
14
16
19
24
ns
Input Registered/Latched Mode Parameters
tWL
Clock or Latch Enable Input LOW Time[9]
33
4
5
ns
tWH
Clock or Latch Enable Input HIGH Time[9]
33
4
5
ns
tIS
Input Register or Latch Set-Up Time
2
2
3
4
ns
tIH
Input Register or Latch Hold Time
2
2
3
4
ns
tICO
Input Register Clock or Latch Enable to
Combinatorial Output[1]
14
16
19
24
ns
tICOL
Input Register Clock or Latch Enable to Output
Through Transparent Output Latch[1]
16
18
21
26
ns
Output Registered/Latched Mode Parameters
tCO
Clock or Latch Enable to Output[1]
6.5
7
8
10
ns
tS
Set-Up Time from Input to Clock or Latch Enable
5.5
6
8
10
ns
tH
Register or Latch Data Hold Time
0
0
0
0
ns
tCO2
Output Clock or Latch Enable to Output Delay
(Through Memory Array)[1]
14
16
19
24
ns
tSCS
Output Clock or Latch Enable to Output Clock
or Latch Enable (Through Memory Array)
810
12
15
ns
tSL
Set-Up Time from Input Through Transparent
Latch to Output Register Clock or Latch Enable
10
12
15
20
ns
tHL
Hold Time for Input Through Transparent Latch
from Output Register Clock or Latch Enable
00
0
0
ns
fMAX1
Maximum Frequency with Internal Feedback
(Least of 1/tSCS, 1/(tS + tH), or 1/tCO)
[9]
125
100
83
66
MHz
fMAX2
Maximum Frequency Data Path in Output
Registered/Latched Mode (Lesser of 1/(tWL +
tWH), 1/(tS + tH), or 1/tCO)
158.3
143
125
100
MHz
fMAX3
Maximum Frequency with External Feedback
(Lesser of 1/(tCO + tS) and 1/(tWL + tWH))
83.3
76.9
67.5
50
MHz
tOH–tIH
37x
Output Data Stable from Output Clock Minus
Input Register Hold Time for 7C37x[9, 15]
00
0
0
ns
Pipelined Mode Parameters
tICS
Input Register Clock to Output Register Clock
8
10
12
15
ns
fMAX4
Maximum Frequency in Pipelined Mode (Least
of 1/(tCO + tIS), 1/tICS, 1/(tWL + tWH), 1/(tIS + tIH),
or 1/tSCS)
125
100
83.3
66.6
MHz
Notes:
14. All AC parameters are measured with 16 outputs switching and 35-pF AC Test Load.
15. This specification is intended to guarantee interface compatibility of the other members of the CY7C370i family with the CY7C374i. This specification is met for
the devices operating at the same ambient temperature and at the same power supply voltage.


Similar Part No. - CY7C374I-100JI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C374I-100JC CYPRESS-CY7C374I-100JC Datasheet
274Kb / 13P
   UltraLogic 128-Macrocell Flash CPLD
More results

Similar Description - CY7C374I-100JI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C374I CYPRESS-CY7C374I Datasheet
274Kb / 13P
   UltraLogic 128-Macrocell Flash CPLD
CY7C375I CYPRESS-CY7C375I Datasheet
431Kb / 17P
   UltraLogic 128-Macrocell Flash CPLD
CY7C371I CYPRESS-CY7C371I Datasheet
214Kb / 12P
   UltraLogic 32-Macrocell Flash CPLD
CY7C373 CYPRESS-CY7C373 Datasheet
183Kb / 12P
   UltraLogic 64-Macrocell Flash CPLD
CY7C372I CYPRESS-CY7C372I Datasheet
176Kb / 13P
   UltraLogic 64-Macrocell Flash CPLD
CY7C372I-66YMB CYPRESS-CY7C372I-66YMB Datasheet
165Kb / 13P
   UltraLogic 64-Macrocell Flash CPLD
CY7C371 CYPRESS-CY7C371 Datasheet
539Kb / 11P
   UltraLogic 32-Macrocell Flash CPLD
CY7C373 CYPRESS-CY7C373 Datasheet
41Kb / 1P
   UltraLogic??64-Macrocell Flash CPLD
logo
Xilinx, Inc
XCR3128 XILINX-XCR3128 Datasheet
143Kb / 18P
   XCR3128: 128 Macrocell CPLD
XCR3128XL XILINX-XCR3128XL Datasheet
91Kb / 10P
   Lowest power 128 macrocell CPLD
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com