Electronic Components Datasheet Search |
|
74AUP1T97 Datasheet(PDF) 10 Page - NXP Semiconductors |
|
74AUP1T97 Datasheet(HTML) 10 Page - NXP Semiconductors |
10 / 17 page 74AUP1T97_1 © NXP B.V. 2007. All rights reserved. Product data sheet Rev. 01 — 25 October 2007 10 of 17 NXP Semiconductors 74AUP1T97 Low-power configurable gate with voltage-level translator 12. Waveforms Measurement points are given in Table 10. VOL and VOH are typical output voltage drop that occur with the output load. Fig 12. Input A, B and C to output Y propagation delay times. Y output A, B, C input Y output GND VI VOH VOH VOL VOL VM VM VM VM VM VM tPLH tPLH tPHL tPHL 001aab593 Table 10. Measurement points Supply voltage Output Input VCC VM VM VI tr = tf 2.3 V to 3.6 V 0.5VCC 0.5VI 1.65 V to 3.6 V ≤ 3.0 ns |
Similar Part No. - 74AUP1T97 |
|
Similar Description - 74AUP1T97 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |