Electronic Components Datasheet Search |
|
TLC2932AIPW Datasheet(PDF) 8 Page - Texas Instruments |
|
|
TLC2932AIPW Datasheet(HTML) 8 Page - Texas Instruments |
8 / 19 page TLC2932A HIGH PERFORMANCE PHASE LOCKED LOOP SLES150 − OCTOBER 2005 8 TI.COM POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443 operation characteristics, VDD = 3.3 V, TA = 25°C (unless otherwise noted) (continued) PFD section PARAMETER TEST CONDITIONS MIN TYP MAX UNIT fmax Maximum operation frequency 22 MHz tPLZ PFD output disable time from low level 21 50 ns tPHZ PFD output disable time from high level 21 50 ns tPZL PFD output enable time to low level 5.8 30 ns tPZH PFD output enable time to high level 6.2 30 ns tr Rise time CL = 15 pF 3 10 ns tf Fall time CL = 15 pF 1.7 10 ns electrical characteristics, VDD = 5 V, TA = 25°C (unless otherwise noted) VCO section PARAMETER TEST CONDITIONS MIN TYP MAX UNIT VOH High level output voltage IOH = –2 mA 4 V VOL Low level output voltage IOL = 2 mA 0.5 V VTH Input threshold voltage at select, VCO inhibit 1.5 2.5 3.5 V II Input current at Select, VCO inhibit VI = VDD or GND ±1 µA ZI(VCOIN) VCO IN input impedance VCO IN = 1/2 VDD 10 M( IDD(inh) VCO supply current (inhibit) See Note 16 0.56 1 µA IDD(vco) VCO supply current See Note 17 28 50 mA NOTES: 16. Current into VCO VDD, when VCO INHIBIT = high, PFD is inhibited. 17. Current into VCO VDD, when VCO IN = 1/2 VDD, RBIAS = 3.3 kΩ, VCOOUT = 15−pF Load, VCO INHIBIT = GND, and PFD INHIBIT = GND. PFD section PARAMETER TEST CONDITIONS MIN TYP MAX UNIT VOH High level output voltage IOH = –2 mA 4.5 V VOL Low level output voltage IOL = 2 mA 0.2 V IOZ High impedance state output current PFD inhibit = high, Vo = VDD or GND ±1 µA VIH High level input voltage at Fin−A, Fin−B 4.5 V VIL Low level input voltage at Fin−A, Fin−B 1 V VTH Input threshold voltage at PFD inhibit 1.5 2.5 3.5 CIN Input capacitance at Fin−A, Fin−B 5.6 pF ZIN Input impedance at Fin−A, Fin−B 10 M Ω IDD(Z) High impedance state PFD supply current See Note 18 1 µA IDD(PFD) PFD supply current See Note 19 0.5 3 mA NOTES: 18. The current into LOGIC VDD when FIN−A and FIN−B = ground, PFD INHIBIT = VDD, PFD OUT open, and VCO OUT is inhibited. 19. The current into LOGIC VDD when FIN−A = 1 MHz and FIN−B = 1 MHz (VI(PP) = 5 V, rectangular wave), PFD INHIBIT = GND, PFD OUT open, and VCO OUT is inhibited |
Similar Part No. - TLC2932AIPW |
|
Similar Description - TLC2932AIPW |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |