Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

MU9C8480B-50TBC Datasheet(PDF) 8 Page - MUSIC Semiconductors

Part # MU9C8480B-50TBC
Description  LANCAM B Family
Download  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MUSIC [MUSIC Semiconductors]
Direct Link  http://www.alldatasheet.com/
Logo MUSIC - MUSIC Semiconductors

MU9C8480B-50TBC Datasheet(HTML) 8 Page - MUSIC Semiconductors

Back Button MU9C8480B-50TBC Datasheet HTML 4Page - MUSIC Semiconductors MU9C8480B-50TBC Datasheet HTML 5Page - MUSIC Semiconductors MU9C8480B-50TBC Datasheet HTML 6Page - MUSIC Semiconductors MU9C8480B-50TBC Datasheet HTML 7Page - MUSIC Semiconductors MU9C8480B-50TBC Datasheet HTML 8Page - MUSIC Semiconductors MU9C8480B-50TBC Datasheet HTML 9Page - MUSIC Semiconductors MU9C8480B-50TBC Datasheet HTML 10Page - MUSIC Semiconductors MU9C8480B-50TBC Datasheet HTML 11Page - MUSIC Semiconductors MU9C8480B-50TBC Datasheet HTML 12Page - MUSIC Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 32 page
background image
LANCAM B Family
Operational Characteristics
8
Rev. 5.1
OPERATIONAL CHARACTERISTICS
Note: Throughout the following, “aaaH” represents a three-digit hexadecimal number “aaa,” while “bbB” represents a two-digit
binary number “bb.” All memory locations are written to or read from in 16-bit segments. Segment 0 corresponds to the lowest order
bits (bits 15–0) and Segment 3 corresponds to the highest order bits (bits 63–48).
Control Bus
Refer to Figure 1 on page 2 for the following discussion.
The inputs Chip Enable (/E), Write Enable (/W),
Command Enable (/CM), and Enable Daisy Chain (/EC)
are the primary control mechanism for the LANCAM. The
/EC input of the Control bus enables the /MF Match flag
output when LOW and controls the daisy chain operation.
Instructions are the secondary control mechanism. Logical
combinations of the Control Bus inputs, coupled with the
execution of Select Persistent Source (SPS), Select
Persistent Destination (SPD), and Temporary Command
Override (TCO) instructions allow the I/O operations to
and from the DQ15–0 lines to the internal resources, as
shown in Table 2.
The Comparand register is the default source and
destination for Data Read and Write cycles. This default
state can be overridden independently by executing a
Select Persistent Source or Select Persistent Destination
instruction, selecting a different source or destination for
data. Subsequent Data Read or Data Write cycles access
that source or destination until another SPS or SPD
instruction is executed. The currently selected persistent
source or destination can be read back through a TCO PS
or PD instruction. The sources and destinations available
for persistent access are those resources on the 64-bit bus:
Comparand register, Mask Register 1, Mask Register 2,
and the Memory array.
The default destination for Command Write cycles is the
Instruction
decoder,
while
the
default
source
for
Command Read cycles is the Status register.
Temporary
Command
Override
(TCO)
instructions
provide access to the Control register, the Page Address
register, the Segment Control register, the Address
register, the Next Free Address register, and Device Select
register. TCO instructions are active only for one
Command Read or Write cycle after being loaded into the
Instruction decoder.
The data and control interfaces to the LANCAM are
synchronous. During a Write cycle, the Control and Data
inputs are registered by the falling edge of /E. When
writing to the persistently selected data destination, the
Destination Segment counter is clocked by the rising edge
of /E. During a Read cycle, the Control inputs are
registered by the falling edge of /E, and the Data outputs
are enabled while /E is LOW. When reading from the
persistently selected data source, the Source Segment
counter is clocked by the rising edge of /E.
The Register Set
The Control, Segment Control, Address, Mask Register 1,
and the Persistent Source and Destination registers are
duplicated, with one set termed the Foreground set and the
other the Background set. The active set is chosen by
issuing Select Foreground Registers or Select Background
Registers instructions. By default, the Foreground set is
active after a reset. Having two alternate sets of registers
that determine the device configuration allows for a rapid
return to a foreground network filtering task from a
background housekeeping task.
Writing a value to the Control register or writing data to
the last segment of the Comparand or either Mask register
causes an automatic comparison to occur between the
contents of the Comparand register and the words in the
CAM segments of the memory marked valid, masked by
MR1 or MR2 if selected in the Control register.
Instruction Decoder
The Instruction decoder is the write-only decode logic for
instructions and is the default destination for Command
Write cycles. If an instruction’s Address Field flag (bit 11)
is set to a 1, it is a two-cycle instruction that is not
executed immediately. For the next cycle only, the data
from a Command Write cycle is loaded into the Address
register and the instruction then completes at that address.
The Address register then increments, decrements, or stays
at the same value depending on the setting of Control
Register bits CT3 and CT2. If the Address Field flag is not
set, the memory access occurs at the address currently
contained in the Address register.
Control Register (CT)
The Control register contains a number of switches that
configure the LANCAM, as shown in Control Register
Bits on page 23. It is written or read using a TCO CT
instruction. If bit 15 of the value written during a TCO CT
is a 0, the device is reset (and all other bits are ignored).
See Table 3 on page 11 for the Reset states. Bit 15 always
reads back as a 0. A write to the Control register causes an
automatic compare to occur (except in the case of a reset).
Either the Foreground or Background Control register is
active, depending on which register set has been selected,
and only the active Control register is written to or read
from.
If the Match Flag is disabled through bit 14 and bit 13, the
internal match condition, /MA(int), used to determine a
daisy-chained device’s response is forced HIGH as shown
in Table 4 so that Case 6 is not possible, effectively


Similar Part No. - MU9C8480B-50TBC

ManufacturerPart #DatasheetDescription
logo
MUSIC Semiconductors
MU9C8481L-10DC MUSIC-MU9C8481L-10DC Datasheet
111Kb / 20P
   LANCAM짰 1ST Family
More results

Similar Description - MU9C8480B-50TBC

ManufacturerPart #DatasheetDescription
logo
MUSIC Semiconductors
MU9C4480A MUSIC-MU9C4480A Datasheet
331Kb / 32P
   LANCAM A/L series
logo
Vicor Corporation
PI33XX VICOR-PI33XX Datasheet
2Mb / 42P
   8V to 36Vin Cool-Power ZVS B uck Regulator Family
logo
List of Unclassifed Man...
PI33XX-X0 ETC2-PI33XX-X0 Datasheet
2Mb / 42P
   8V to 36Vin Cool-Power ZVS B uck Regulator Family
logo
NXP Semiconductors
XA-G30 PHILIPS-XA-G30 Datasheet
222Kb / 36P
   XA 16-bit microcontroller family 512 B RAM, watchdog, 2 UARTs
2002 Mar 25
logo
Vicor Corporation
PI33XX-01 VICOR-PI33XX-01 Datasheet
2Mb / 26P
   8V to 36Vin, 15A Cool-Power ZVS B uck Regulator Family
logo
NXP Semiconductors
XA-G37 PHILIPS-XA-G37 Datasheet
226Kb / 37P
   XA 16-bit microcontroller family 32K OTP, 512 B RAM, watchdog, 2 UARTs
2002 Mar 25
logo
Freescale Semiconductor...
MC9S12C128V1 FREESCALE-MC9S12C128V1 Datasheet
2Mb / 690P
   MC9S12C Family MC9S12GC Family Reference Manual
logo
Pericom Semiconductor C...
PI7C9X2G808PR PERICOM-PI7C9X2G808PR Datasheet
752Kb / 1P
   GreenPacket Family
logo
Rohm
BR25S128GUZ-W ROHM-BR25S128GUZ-W_12 Datasheet
626Kb / 27P
   EEPROM family
logo
Zilog, Inc.
Z8018X ZILOG-Z8018X Datasheet
1Mb / 326P
   Family MPU
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com