Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

MU9C8328A-RDC Datasheet(PDF) 4 Page - MUSIC Semiconductors

Part # MU9C8328A-RDC
Description  Ethernet Interface
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MUSIC [MUSIC Semiconductors]
Direct Link  http://www.alldatasheet.com/
Logo MUSIC - MUSIC Semiconductors

MU9C8328A-RDC Datasheet(HTML) 4 Page - MUSIC Semiconductors

  MU9C8328A-RDC Datasheet HTML 1Page - MUSIC Semiconductors MU9C8328A-RDC Datasheet HTML 2Page - MUSIC Semiconductors MU9C8328A-RDC Datasheet HTML 3Page - MUSIC Semiconductors MU9C8328A-RDC Datasheet HTML 4Page - MUSIC Semiconductors MU9C8328A-RDC Datasheet HTML 5Page - MUSIC Semiconductors MU9C8328A-RDC Datasheet HTML 6Page - MUSIC Semiconductors MU9C8328A-RDC Datasheet HTML 7Page - MUSIC Semiconductors MU9C8328A-RDC Datasheet HTML 8Page - MUSIC Semiconductors MU9C8328A-RDC Datasheet HTML 9Page - MUSIC Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 16 page
background image
MU9C8328A Ethernet Interface
Rev. 0.8 Draft
4
PIN DESCRIPTIONS
Continued
/INT (Interrupt, Output, Three-state TTL)
/INT goes LOW to signal the processor that a frame has
been processed, and the results loaded into the Status
register. /INT returns HIGH when the Status register is read.
/RESET (Reset, Input, TTL)
When /RESET is taken LOW, all the internal state machines
are reset to their initial state. Any data stored in the input
address parser is cleared, and the Control, Status, and Learn
Op-Code registers are reset to their default values. /RESET
is synchronous and should be held LOW for a minimum of
two SYSCLK cycles. The user must set the LANCAM
Segment Control register after asserting /RESET.
LANCAM INTERFACE
DQ(15–0) (CAM Data Bus, I/O, Three-state TTL)
The DQ(15–0) bus communicates 16-bit data or instructions
between the MU9C8328A and the LANCAM. When no
data is being transmitted by either, the bus goes HIGH-Z.
Internally pulled down with nominal 50K resistor.
/E (Chip Enable, Output, TTL)
The MU9C8328A takes /E LOW to initiate LANCAM
activity by registering the /W, /CM, /EC, and DQ(15–0)
signals into the LANCAM. /E is taken HIGH to register
returning data into the MU9C8328A.
/W (Write Gate, Output, TTL)
The MU9C8328A outputs /W to control the direction of
data flow between the MU9C8328A and the LANCAM. If
/W is LOW at the falling edge of /E, the MU9C8328A is
outputting data to the DQ(15–0) bus for the LANCAM to
input. When /W is HIGH at the falling edge of /E, the
LANCAM outputs data to the DQ(15–0) bus for input to
the MU9C8328A.
/CM (Data/Command Select, Output, TTL)
The MU9C8328A outputs /CM to control whether
the LANCAM interprets the DQ(15–0) bus as containing
command information or data. If both /CM and /W are LOW
at the falling edge of /E, the MU9C8328A is outputting an
instruction for the LANCAM to execute, or a value for one
of the LANCAM configuration registers. If /CM is LOW
while /W is HIGH, then the LANCAM will be outputting
data from one of its configuration registers to the
MU9C8328A. If /CM is HIGH while /W is LOW, the
MU9C8328A is outputting data for the LANCAM to place
in its data registers or memory. If /CM is HIGH while /W is
HIGH, the LANCAM is outputting data from one of its
data registers or memory to the MU9C8328A.
/EC (Enable Daisy Chain, Output, TTL)
The MU9C8328A takes /EC LOW to control a daisy chain
of LANCAMs by generating the /MF output from the
LANCAM in the case of a match between the contents of
its Comparand register and its memory. When /EC is LOW,
only the LANCAM containing the match will respond to
write cycles, or output read data. When /EC is HIGH, all
LANCAMs will respond to write cycles.
/MF (Match Flag, Input, TTL)
The LANCAM takes /MF LOW to indicate to the
MU9C8328A that a match was found in its memory with
the contents of its Comparand register. /MF returns HIGH
after the MU9C8328A takes /EC HIGH, or the match
condition is no longer valid. In a daisy chain of LANCAMs,
the /MF signal comes from the /MF output of the last
LANCAM in the string. Internally pulled down with nominal
50K resistor.
/FF (Full Flag, Input, TTL)
The LANCAM takes /FF LOW to indicate to the
MU9C8328A that the LANCAM has no empty locations
remaining. /FF is taken HIGH when the LANCAM has one
or more locations still empty. In a daisy chain of LANCAMs,
the /FF signal comes from the /FF output pin of the last
LANCAM in the string. Internally pulled down with nominal
50K resistor.
TEST
NTEST_EN
Reserved–Tie low.
NTTESTOUT
Reserved–Do not connect.
TEST (5–0)
Reserved for manufacturing tests–Do not connect.
POWER AND GROUND
VCC, GND (Positive Power Supply, Ground)
The VCC pins must be connected externally to a power
source regulated to 5.0 ± 0.5 Volts, and should be
adequately bypassed to the Ground pins through
both high and low frequency capacitors. The Ground pins
should all be connected to a common ground plane.


Similar Part No. - MU9C8328A-RDC

ManufacturerPart #DatasheetDescription
logo
MUSIC Semiconductors
MU9C8328 MUSIC-MU9C8328 Datasheet
96Kb / 16P
   Ethernet Interface
MU9C8328-RDC MUSIC-MU9C8328-RDC Datasheet
96Kb / 16P
   Ethernet Interface
More results

Similar Description - MU9C8328A-RDC

ManufacturerPart #DatasheetDescription
logo
MUSIC Semiconductors
MU9C8328 MUSIC-MU9C8328 Datasheet
96Kb / 16P
   Ethernet Interface
logo
Intel Corporation
82C501AD INTEL-82C501AD Datasheet
1Mb / 18P
   ETHERNET SERIAL INTERFACE
logo
M-System Co.,Ltd.
TR3EX MSYSTEM-TR3EX Datasheet
249Kb / 5P
   ETHERNET INTERFACE MODULE
logo
Festo Corporation.
8086610 FESTO-8086610 Datasheet
89Kb / 2P
   EtherNet/IP interface
logo
Level One
LXT908 LVL1-LXT908 Datasheet
2Mb / 32P
   Universal Ethernet Interface Adapter
logo
NXP Semiconductors
NE8392C PHILIPS-NE8392C Datasheet
73Kb / 9P
   Coaxial transceiver interface for Ethernet/Thin Ethernet
1995 May 1
logo
Motorola, Inc
MC68160A MOTOROLA-MC68160A Datasheet
355Kb / 32P
   ENHANCED ETHERNET INTERFACE TRANSCEIVER
logo
Schneider Electric
TCSEQM113M13M SCHNEIDER-TCSEQM113M13M Datasheet
110Kb / 2P
   CONNEXIUM TESYSPORT ETHERNET INTERFACE
May 11, 2022
logo
ABB
1SAJ262000R0100 ABB-1SAJ262000R0100 Datasheet
89Kb / 3P
   EIU32.0 EtherNet/IP Interface
logo
Level One
LXT944 LVL1-LXT944 Datasheet
1Mb / 26P
   Quad Ethernet Interface Adapter
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com