Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

ML145505 Datasheet(PDF) 9 Page - LANSDALE Semiconductor Inc.

Part # ML145505
Description  PCM Codec-Filter Mono-Circuit
Download  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LANSDALE [LANSDALE Semiconductor Inc.]
Direct Link  http://www.lansdale.com
Logo LANSDALE - LANSDALE Semiconductor Inc.

ML145505 Datasheet(HTML) 9 Page - LANSDALE Semiconductor Inc.

Back Button ML145505 Datasheet HTML 5Page - LANSDALE Semiconductor Inc. ML145505 Datasheet HTML 6Page - LANSDALE Semiconductor Inc. ML145505 Datasheet HTML 7Page - LANSDALE Semiconductor Inc. ML145505 Datasheet HTML 8Page - LANSDALE Semiconductor Inc. ML145505 Datasheet HTML 9Page - LANSDALE Semiconductor Inc. ML145505 Datasheet HTML 10Page - LANSDALE Semiconductor Inc. ML145505 Datasheet HTML 11Page - LANSDALE Semiconductor Inc. ML145505 Datasheet HTML 12Page - LANSDALE Semiconductor Inc. ML145505 Datasheet HTML 13Page - LANSDALE Semiconductor Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 26 page
background image
ML145502, ML145503, ML145505
LANSDALE Semiconductor, Inc.
PIN DESCRIPTIONS
DIGITAL
VLS
Logic Level Select input and TTL Digital Ground
VLS controls the logic levels and digital ground reference
for all digital inputs and the digital output. These devices can
operate with logic levels from full supply (VSS to VDD) or
with TTL logic levels using VLS as digital ground. For VLS =
VDD, all I/O is full supply (VSS to VDD swing) with CMOS
switch points. For VSS < VLS < (VDD – 4 V), all inputs and
outputs are TTL compatible with VLS being the digital
ground. The pins controlled by V are inputs MSI, CCI, TDE,
TDC, RCE, RDC, RDD, PDI, and output TDD.
MSI
Master Synchronization Input
MSI is used for determining the sample rate of the transmit
side and as a time base for selecting the internal prescale
divider for the convert clock input (CCI) pin. The MSI pin
should be tied to an 8 kHz clock which may be a frame sync
or system sync signal. MSI has no relation to transmit or
receive data timing, except for determining the internal trans-
mit strobe as described under the TDE pin description. MSI
should be derived from the transmit timing in asynchronous
applications. In many applications MSI can be tied to TDE.
(MSI is tied internally to TDE in ML145503/05.)
CCI
Convert Clock Input
CCI is designed to accept five discrete clock frequencies.
These are 128 kHz, 1.536 MHz, 1.544 MHz, 2.048 MHz, or
2.56 MHz. The frequency at this input is compared with MSI
and prescale divided to produce the internal sequencing clock
at 128 kHz (or 16 times the sampling rate). The duty cycle of
CCI is dictated by the minimum pulse width except for 128
kHz, which is used directly for internal sequencing and must
have a 40 to 60% duty cycle. In asynchronous applications,
CCI should be derived from transmit timing. (CCI is tied
internally to TDC in ML145503.)
TDC
Transmit Data Clock Input
TDC can be any frequency from 64 kHz to 4.096 MHz, and
is often tied to CCI if the data rate is equal to one of the five
discrete frequencies. This clock is the shift clock for the trans-
mit shift register and its rising edges produce successive data
bits at TDD. TDE should be derived from this clock. (TDC
and RDC are tied together internally in the ML145505 and are
called DC.) CCI is internally tied to TDC on the ML145503.
Therefore, TDC must satisfy CCI timing requirements also.
TDE
Transmit Data Enable Input
TDE serves three major functions. The first TDE rising
edge following an MSI rising edge generates the internal
transmit strobe which initiates an A/D conversion. The inter-
nal transmit strobe also transfers a new PCM data word into
the transmit shift register (sign bit first) ready to be output at
TDD. The TDE pin is the high impedance control for the
transmit digital data (TDD) output. As long as this pin is high,
the TDD output stays low impedance. This pin also enables
the output shift register for clocking out the 8–bit serial PCM
word. The logical AND of the TDE pin with the TDC pin-
clocks out a new data bit at TDD. TDE should be held high
for eight consecutive TDC cycles to clock out a complete
PCM word for byte interleaved applications. The transmit shift
register feeds back on itself to allow multiple reads of the
transmit data. If the PCM word is clocked out once per frame
in a byte interleaved system, the MSI pin function is transpar-
ent and may be connected to TDE.
The TDE pin may be cycled during a PCM word for bit
interleaved applications. TDE controls both the high imped-
ance state of the TDD output and the internal shift clock. TDE
must fall before TDC rises (tsu8) to ensure integrity of the
next data bit. There must be at least two TDC falling edges
between the last TDE rising edge of one frame and the first
TDE rising edge of the next frame. MSI must be available
separate from TDE for bit interleaved applications.
TDD
Transmit Digital Data Output
The output levels at this pin are controlled by the VLS pin.
For VLS connected to VDD, the output levels are from VSS to
VDD. For a voltage of VLS between VDD – 4 V and VSS, the
output levels are TTL compatible with VLS being the digital
ground supply. The TDD pin is a three–state output controlled
by the TDE pin. The timing of this pin is controlled by TDC
and TDE. When in TTL mode, this output may be made
high–speed CMOS compatible using a pull–up resistor. The
data format (Mu–Law, A–Law, or sign magnitude) is con-
trolled by the Mu/A pin.
RDC
Receive Data Clock Input
RDC can be any frequency from 64 kHz to 4.096 MHz.
This pin is often tied to the TDC pin for applications that can
use a common clock for both transmit and receive data trans-
fers. The receive shift register is controlled by the receive
clock enable (RCE) pin to clock data into the receive digital
data (RDD) pin on falling RDC edges. These three signals can
be asynchronous with all other digital pins. The RDC input is
internally tied to the TDC input on the ML145505 and called
DC.
RCE
Receive Clock Enable Input
The rising edge of RCE should identify the sign bit of a re-
ceive PCM word on RDD. The next falling edge of RDC, after
a rising RCE, loads the first bit of the PCM word into the re-
ceive register. The next seven falling edges enter the remain-
der of the PCM word. On the ninth rising edge, the receive
PCM word is transferred to the receive buffer register and the
A/D sequence is interrupted to commence the decode process.
In asynchronous applications with an 8 kHz transmit sample
rate, the receive sample rate should be between 7.5 and 8.5
kHz. Two receive PCM words may be decoded and analog
summed each transmit frame to allow on–chip conferencing.
The two PCM words should be clocked in as two single PCM
words, a minimum of 31.25 µs apart, with a receive data clock
of 512 kHz or faster.
www.lansdale.com
Page 9 of 26
Issue A


Similar Part No. - ML145505

ManufacturerPart #DatasheetDescription
logo
LANSDALE Semiconductor ...
ML145505-5P LANSDALE-ML145505-5P Datasheet
392Kb / 26P
   PCM Codec-Filter Mono-Circuit
ML145505EP LANSDALE-ML145505EP Datasheet
392Kb / 26P
   PCM Codec-Filter Mono-Circuit
More results

Similar Description - ML145505

ManufacturerPart #DatasheetDescription
logo
LANSDALE Semiconductor ...
ML145506 LANSDALE-ML145506_08 Datasheet
2Mb / 20P
   PCM Codec-Filter Mono-Circuit
logo
Motorola, Inc
MC145500 MOTOROLA-MC145500 Datasheet
541Kb / 28P
   PCM CODEC-FILTER MONO- CIRCUIT
logo
LANSDALE Semiconductor ...
ML145506 LANSDALE-ML145506 Datasheet
6Mb / 20P
   PCM Codec-Filter Mono-Circuit
ML145502 LANSDALE-ML145502_08 Datasheet
392Kb / 26P
   PCM Codec-Filter Mono-Circuit
logo
Motorola, Inc
MC145506 MOTOROLA-MC145506 Datasheet
405Kb / 24P
   PCM CODEC FILTER MONO CIRCUIT
logo
KODENSHI_AUK CORP.
KK145567 KODENSHI-KK145567 Datasheet
373Kb / 10P
   PCM CODEC - FILTER
logo
Motorola, Inc
MC145554 MOTOROLA-MC145554 Datasheet
342Kb / 20P
   PCM Codec-Filter
logo
LANSDALE Semiconductor ...
ML145554 LANSDALE-ML145554 Datasheet
1Mb / 18P
   PCM Codec-Filter
logo
Integral Corp.
IL145567 INTEGRAL-IL145567 Datasheet
355Kb / 10P
   PCM CODEC - FILTER
logo
LANSDALE Semiconductor ...
ML145554 LANSDALE-ML145554_08 Datasheet
284Kb / 18P
   PCM Codec-Filter
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com