Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

HYS72T1G242EP-3.7-C Datasheet(PDF) 5 Page - Qimonda AG

Part # HYS72T1G242EP-3.7-C
Description  240-Pin Dual Die Registered DDR2 SDRAM Modules
Download  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  QIMONDA [Qimonda AG]
Direct Link  http://www.qimonda.com
Logo QIMONDA - Qimonda AG

HYS72T1G242EP-3.7-C Datasheet(HTML) 5 Page - Qimonda AG

  HYS72T1G242EP-3.7-C Datasheet HTML 1Page - Qimonda AG HYS72T1G242EP-3.7-C Datasheet HTML 2Page - Qimonda AG HYS72T1G242EP-3.7-C Datasheet HTML 3Page - Qimonda AG HYS72T1G242EP-3.7-C Datasheet HTML 4Page - Qimonda AG HYS72T1G242EP-3.7-C Datasheet HTML 5Page - Qimonda AG HYS72T1G242EP-3.7-C Datasheet HTML 6Page - Qimonda AG HYS72T1G242EP-3.7-C Datasheet HTML 7Page - Qimonda AG HYS72T1G242EP-3.7-C Datasheet HTML 8Page - Qimonda AG HYS72T1G242EP-3.7-C Datasheet HTML 9Page - Qimonda AG Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 43 page
background image
Internet Data Sheet
Rev. 1.0, 2007-07
5
07242007-LR08-OZC0
HYS72T1G242EP–[25F/2.5/3/3S/3.7]–C
Registerd DDR2 SDRAM Module
2
Pin Configuration and Block Diagrams
This chapter contains the pin configuration and block diagrams.
2.1
Pin Configuration
The pin configuration of the Registered DDR2 SDRAM DIMM
is listed by function in Table 5 (240 pins). The abbreviations
used in columns Pin and Buffer Type are explained in Table 6
and Table 7 respectively. The pin numbering is depicted in
Figure 1.
TABLE 5
Pin Configuration of RDIMM
Pin No.
Name
Pin
Type
Buffer
Type
Function
Clock Signals
185
CK0
I
SSTL
Clock Signal CK0, Complementary Clock Signal CK0
The system clock inputs. All address and command lines are sampled
on the cross point of the rising edge of CK and the falling edge of CK.
A Delay Locked Loop (DLL) circuit is driven from the clock inputs and
output timing for read operations is synchronized to the input clock.
186
CK0
ISSTL
52
CKE0
I
SSTL
Clock Enables 1:0
Activates the DDR2 SDRAM CK signal when HIGH and deactivates
the CK signal when LOW. By deactivating the clocks, CKE0 initiates
the Power Down Mode or the Self Refresh Mode.
Note: 2-Ranks module
171
CKE1
I
SSTL
NC
NC
Not Connected
Note: 1-Rank module
Control Signals
193
S0
ISSTL
Chip Select
Enables the associated DDR2 SDRAM command decoder when LOW
and disables the command decoder when HIGH. When the command
decoder is disabled, new commands are ignored but previous
operations continue.
Rank 0 is selected by S0
Rank 1 is selected by S1
The input signals also disable all outputs (except CKE and ODT) of the
register(s) on the DIMM when both inputs are high. When S is HIGH,
all register outputs (except CK, ODT and Chip select) remain in the
previous state.
Note: 2-Ranks module
76
S1
ISSTL
NC
NC
Not Connected
Note: 1-Rank module


Similar Part No. - HYS72T1G242EP-3.7-C

ManufacturerPart #DatasheetDescription
logo
Qimonda AG
HYS72T1G042ER QIMONDA-HYS72T1G042ER Datasheet
1Mb / 31P
   240-Pin Dual Die Registered DDR2 SDRAM Modules
HYS72T1G042ER-5-B QIMONDA-HYS72T1G042ER-5-B Datasheet
1Mb / 31P
   240-Pin Dual Die Registered DDR2 SDRAM Modules
More results

Similar Description - HYS72T1G242EP-3.7-C

ManufacturerPart #DatasheetDescription
logo
Qimonda AG
HYS72T1G042ER QIMONDA-HYS72T1G042ER Datasheet
1Mb / 31P
   240-Pin Dual Die Registered DDR2 SDRAM Modules
HYS72T256322HP QIMONDA-HYS72T256322HP Datasheet
1Mb / 36P
   240-Pin Dual-Die Registered DDR2 SDRAM Modules
HYS72T512022EP QIMONDA-HYS72T512022EP Datasheet
1Mb / 36P
   240-Pin Dual Die Registered DDR2 SDRAM Modules
HYS72T32000HP QIMONDA-HYS72T32000HP Datasheet
1Mb / 53P
   240-Pin Registered DDR2 SDRAM Modules
HYS72T256023 QIMONDA-HYS72T256023 Datasheet
2Mb / 41P
   240-Pin Registered DDR2 SDRAM Modules
HYS72T64000HP QIMONDA-HYS72T64000HP Datasheet
3Mb / 49P
   240-Pin Registered DDR2 SDRAM Modules
HYS72T64000HP-25F QIMONDA-HYS72T64000HP-25F Datasheet
3Mb / 65P
   240-Pin Registered DDR2 SDRAM Modules
HYS72T512020HR QIMONDA-HYS72T512020HR Datasheet
928Kb / 37P
   240-Pin Registered-DDR2-SDRAM Modules
HYS72T256000ER QIMONDA-HYS72T256000ER Datasheet
1Mb / 33P
   240-Pin Registered DDR2 SDRAM Modules
HYS72T64000HR-3S-B QIMONDA-HYS72T64000HR-3S-B Datasheet
2Mb / 52P
   240-Pin Registered DDR2 SDRAM Modules
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com