 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
T4312816B Datasheet(PDF) 8 Page - Taiwan Memory Technology |
|
||||||||||||||||||||||||||||||
T4312816B Datasheet(HTML) 8 Page - Taiwan Memory Technology |
|
|
8 / 70 page  TE CH tm T4312816B TM Technology Inc. reserves the right P. 8 Publication Date: FEB. 2007 to change products or specifications without notice. Revision: A 6 Write command (RAS# = "H", CAS# = "L", WE# = "L", BAs = Bank, A10 = "L", A0-A8 = Column Address) The Write command is used to write a burst of data on consecutive clock cycles from an active row in an active bank. The bank must be active for at least tRCD(min.) before the Write command is issued. During write bursts, the first valid data-in element will be registered coincident with the Write command. Subsequent data elements will be registered on each successive positive clock edge (refer to the following figure). The DQs remain with high-impedance at the end of the burst unless another command is initiated. The burst length and burst sequence are determined by the mode register, which is already programmed. A full-page burst will continue until terminated (at the end of the page it will wrap to column 0 and continue). CLK COM M A ND T0 T1 T2T3T4 T5 T6 T7 T8 DIN A3 NOP WRITE A NOP NOP NOP NOP NOP NOP NOP DIN A0 DIN A1 DIN A2 DQ0 - DQ3 The first data element and the write are registered on the same clock edge. Extra data is masked. don't care Burst Write Operation (Burst Length = 4, CAS# Latency = 1, 2, 3) A write burst without the auto precharge function may be interrupted by a subsequent Write, BankPrecharge/PrechargeAll, or Read command before the end of the burst length. An interrupt coming from Write command can occur on any clock cycle following the previous Write command (refer to the following figure). CLK C OMMA ND T0 T1 T2T3 T4T5 T6T7 T8 DIN B2 NOP WRITE A NOP NOP NOP NOP NOP WRITE B NOP DIN A0 DIN B0 DIN B1 DQ's DIN B3 1 Clk Interval Write Interrupted by a Write (Burst Length = 4, CAS# Latency = 1, 2, 3) The Read command that interrupts a write burst without auto precharge function should be issued one cycle after the clock edge in which the last data-in element is registered. In order to avoid data contention, input data must be removed from the DQs at least one clock cycle before the first read data appears on the outputs (refer to the following figure). Once the Read command is registered, the data inputs will be ignored and writes will not be executed. CLK COMMAND T0 T 1 T2T3 T4T5 T6T7 T8 NOP WRITE A NOP NOP NOP NOP NOP READ B NOP DIN A0 don't care DOUT B2 DOUT B0 DOUT B1 DOUT B3 DIN A0 don't care don't care DOUT B2 DOUT B0 DOUT B1 DOUT B3 Input data for the write is masked. Input data must be removed from the DQ's at least one clock cycle before the Read data appears on the outputs to avoid data contention. CAS# latency=2 tCK2, DQ's CAS# latency=3 tCK3, DQ's Write Interrupted by a Read (Burst Length = 4, CAS# Latency = 2, 3) |
Similar Part No. - T4312816B |
|
Similar Description - T4312816B |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
