Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

NT5DS32M8CT-5T Datasheet(PDF) 4 Page - NanoAmp Solutions, Inc.

Part # NT5DS32M8CT-5T
Description  256Mb DDR Synchronous DRAM
Download  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NANOAMP [NanoAmp Solutions, Inc.]
Direct Link  http://www.nanoamp.com
Logo NANOAMP - NanoAmp Solutions, Inc.

NT5DS32M8CT-5T Datasheet(HTML) 4 Page - NanoAmp Solutions, Inc.

  NT5DS32M8CT-5T Datasheet HTML 1Page - NanoAmp Solutions, Inc. NT5DS32M8CT-5T Datasheet HTML 2Page - NanoAmp Solutions, Inc. NT5DS32M8CT-5T Datasheet HTML 3Page - NanoAmp Solutions, Inc. NT5DS32M8CT-5T Datasheet HTML 4Page - NanoAmp Solutions, Inc. NT5DS32M8CT-5T Datasheet HTML 5Page - NanoAmp Solutions, Inc. NT5DS32M8CT-5T Datasheet HTML 6Page - NanoAmp Solutions, Inc. NT5DS32M8CT-5T Datasheet HTML 7Page - NanoAmp Solutions, Inc. NT5DS32M8CT-5T Datasheet HTML 8Page - NanoAmp Solutions, Inc. NT5DS32M8CT-5T Datasheet HTML 9Page - NanoAmp Solutions, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 76 page
background image
Input/Output Functional Description
Symbol
Type
Function
CK, CK
Input
Clock: CK and CK are differential clock inputs. All address and control input signals are sampled
on the crossing of the positive edge of CK and negative edge of CK. Output (read) data is refer-
enced to the crossings of CK and CK (both directions of crossing).
CKE, CKE0, CKE1
Input
Clock Enable: CKE HIGH activates, and CKE Low deactivates, internal clock signals and device
input buffers and output drivers. Taking CKE Low provides Precharge Power Down and Self
Refresh operation (all banks idle), or Active Power Down (row Active in any bank). CKE is syn-
chronous for power down entry and exit, and for self refresh entry. CKE is asynchronous for self
refresh exit. CKE must be maintained high throughout read and write accesses. Input buffers,
excluding CK, CK and CKE are disabled during Power Down. Input buffers, excluding CKE, are
disabled during self refresh. The standard pinout includes one CKE pin. Optional pinouts might
include CKE1 on a different pin, in addition to CKE0, to facilitate independent power down control
of stacked devices.
CS, CS0, CS1
Input
Chip Select: All commands are masked when CS is registered high. CS provides for external
bank selection on systems with multiple banks. CS is considered part of the command code. The
standard pinout includes one CS pin. Optional pinouts might include CS1 on a different pin, in
addition to CS0, to allow upper or lower deck selection on stacked devices.
RAS, CAS, WE
Input
Command Inputs: RAS, CAS and WE (along with CS) define the command being entered.
DM
Input
Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM is
sampled high coincident with that input data during a Write access. DM is sampled on both edges
of DQS. Although DM pins are input only, the DM loading matches the DQ and DQS loading. Dur-
ing a Read, DM can be driven high, low, or floated.
BA0, BA1
Input
Bank Address Inputs: BA0 and BA1 define to which bank an Active, Read, Write or Precharge
command is being applied. BA0 and BA1 also determines if the mode register or extended mode
register is to be accessed during a MRS or EMRS cycle.
A0 - A12
Input
Address Inputs: Provide the row address for Active commands, and the column address and
Auto Precharge bit for Read/Write commands, to select one location out of the memory array in
the respective bank. A10 is sampled during a Precharge command to determine whether the Pre-
charge applies to one bank (A10 low) or all banks (A10 high). If only one bank is to be precharged,
the bank is selected by BA0, BA1. The address inputs also provide the op-code during a Mode
Register Set command.
DQ
Input/Output
Data Input/Output: Data bus.
DQS, LDQS, UDQS
Input/Output
Data Strobe: Output with read data, input with write data. Edge-aligned with read data, centered
in write data. Used to capture write data. For the x16, LDQS corresponds to the data on DQ0-
DQ7; UDQS corresponds to the data on DQ8-DQ15
NC
No Connect: No internal electrical connection is present.
NU
Electrical connection is present. Should not be connected at second level of assembly.
VDDQ
Supply
DQ Power Supply: 2.5V
± 0.2V.
VSSQ
Supply
DQ Ground
VDD
Supply
Power Supply: 2.5V
± 0.2V.
VSS
Supply
Ground
VREF
Supply
SSTL_2 reference voltage: (VDDQ / 2) ± 1%.
NT5DS64M4CT, NT5DS32M8CT, NT5DS16M16CT
NT5DS64M4CS, NT5DS32M8CS, NT5DS16M16CS
DOC # 14-02-044 Rev A ECN # 01-1116
The specifications of this device are subject to change without notice. For latest documentation, see http://www.nanoamp.com
4
NanoAmp Solutions, Inc.


Similar Part No. - NT5DS32M8CT-5T

ManufacturerPart #DatasheetDescription
logo
List of Unclassifed Man...
NT5DS32M8AT ETC-NT5DS32M8AT Datasheet
269Kb / 27P
   256Mb DDR333/300 SDRAM
NT5DS32M8AT ETC2-NT5DS32M8AT Datasheet
1Mb / 78P
   256Mb Double Data Rate SDRAM
NT5DS32M8AT-6 ETC-NT5DS32M8AT-6 Datasheet
269Kb / 27P
   256Mb DDR333/300 SDRAM
NT5DS32M8AT-66 ETC-NT5DS32M8AT-66 Datasheet
269Kb / 27P
   256Mb DDR333/300 SDRAM
NT5DS32M8AT-75B ETC2-NT5DS32M8AT-75B Datasheet
1Mb / 78P
   256Mb Double Data Rate SDRAM
More results

Similar Description - NT5DS32M8CT-5T

ManufacturerPart #DatasheetDescription
logo
Integrated Silicon Solu...
IS43R83200B ISSI-IS43R83200B Datasheet
932Kb / 41P
   32Mx8, 16Mx16 256Mb DDR Synchronous DRAM
logo
List of Unclassifed Man...
NT5SV64M4AT ETC1-NT5SV64M4AT Datasheet
817Kb / 65P
   256Mb Synchronous DRAM
logo
Integrated Silicon Solu...
IS42S83200J ISSI-IS42S83200J Datasheet
1Mb / 63P
   256Mb SYNCHRONOUS DRAM
IS42S32800G ISSI-IS42S32800G Datasheet
1,009Kb / 58P
   256Mb SYNCHRONOUS DRAM
logo
Eorex Corporation
EM488M3244VTB EOREX-EM488M3244VTB Datasheet
685Kb / 17P
   256Mb (2M횞4Bank횞32) Synchronous DRAM
EM488M3244VBA EOREX-EM488M3244VBA Datasheet
203Kb / 17P
   256Mb (2M쨈4Bank쨈32) Synchronous DRAM
EM48AM1684VBB EOREX-EM48AM1684VBB Datasheet
669Kb / 17P
   256Mb (4M횞4Bank횞16) Synchronous DRAM
EM48AM1684LBA EOREX-EM48AM1684LBA Datasheet
650Kb / 17P
   256Mb (4M횞4Bank횞16) Synchronous DRAM
EM48AM1684VTE EOREX-EM48AM1684VTE Datasheet
222Kb / 19P
   256Mb (4M횞4Bank횞16) Synchronous DRAM
EM48AM1684VTF EOREX-EM48AM1684VTF Datasheet
222Kb / 19P
   256Mb (4M횞4Bank횞16) Synchronous DRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com