Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

KK74HC112AN Datasheet(PDF) 2 Page - KODENSHI_AUK CORP.

Part # KK74HC112AN
Description  Dual J-K Flip-Flop with Set and Reset High-Performance Silicon-Gate CMOS
Download  6 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  KODENSHI [KODENSHI_AUK CORP.]
Direct Link  http://www.kodenshi.co.kr
Logo KODENSHI - KODENSHI_AUK CORP.

KK74HC112AN Datasheet(HTML) 2 Page - KODENSHI_AUK CORP.

  KK74HC112AN Datasheet HTML 1Page - KODENSHI_AUK CORP. KK74HC112AN Datasheet HTML 2Page - KODENSHI_AUK CORP. KK74HC112AN Datasheet HTML 3Page - KODENSHI_AUK CORP. KK74HC112AN Datasheet HTML 4Page - KODENSHI_AUK CORP. KK74HC112AN Datasheet HTML 5Page - KODENSHI_AUK CORP. KK74HC112AN Datasheet HTML 6Page - KODENSHI_AUK CORP.  
Zoom Inzoom in Zoom Outzoom out
 2 / 6 page
background image
KK74HC112A
MAXIMUM RATINGS
*
Symbol
Parameter
Value
Unit
VCC
DC Supply Voltage (Referenced to GND)
-0.5 to +7.0
V
VIN
DC Input Voltage (Referenced to GND)
-1.5 to VCC +1.5
V
VOUT
DC Output Voltage (Referenced to GND)
-0.5 to VCC +0.5
V
IIN
DC Input Current, per Pin
±20
mA
IOUT
DC Output Current, per Pin
±25
mA
ICC
DC Supply Current, VCC and GND Pins
±50
mA
PD
Power Dissipation in Still Air, Plastic DIP+
SOIC Package+
750
500
mW
Tstg
Storage Temperature
-65 to +150
°C
TL
Lead Temperature, 1 mm from Case for 10 Seconds
(Plastic DIP or SOIC Package)
260
°C
*Maximum Ratings are those values beyond which damage to the device may occur.
Functional operation should be restricted to the Recommended Operating Conditions.
+Derating - Plastic DIP: - 10 mW/
°C from 65° to 125°C
SOIC Package: : - 7 mW/
°C from 65° to 125°C
RECOMMENDED OPERATING CONDITIONS
Symbol
Parameter
Min
Max
Unit
VCC
DC Supply Voltage (Referenced to GND)
2.0
6.0
V
VIN, VOUT
DC Input Voltage, Output Voltage (Referenced to GND)
0
VCC
V
TA
Operating Temperature, All Package Types
-55
+125
°C
tr, tf
Input Rise and Fall Time
(Figure 1)
VCC =2.0 V
VCC =4.5 V
VCC =6.0 V
0
0
0
1000
500
400
ns
This device contains protection circuitry to guard against damage due to high static voltages or electric fields.
However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this
high-impedance circuit. For proper operation, VIN and VOUT should be constrained to the range GND≤(VIN or
VOUT)≤VCC.
Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused
outputs must be left open.
2


Similar Part No. - KK74HC112AN

ManufacturerPart #DatasheetDescription
logo
KODENSHI_AUK CORP.
KK74HC11A KODENSHI-KK74HC11A Datasheet
193Kb / 5P
   Triple 3-Input AND Gate High-Performance Silicon-Gate CMOS
KK74HC11AD KODENSHI-KK74HC11AD Datasheet
193Kb / 5P
   Triple 3-Input AND Gate High-Performance Silicon-Gate CMOS
KK74HC11AN KODENSHI-KK74HC11AN Datasheet
193Kb / 5P
   Triple 3-Input AND Gate High-Performance Silicon-Gate CMOS
More results

Similar Description - KK74HC112AN

ManufacturerPart #DatasheetDescription
logo
IK Semicon Co., Ltd
IN74HCT109A IKSEMICON-IN74HCT109A Datasheet
231Kb / 6P
   Dual J-K Flip-Flop with set and Reset High-Performance Silicon-Gate CMOS
logo
KODENSHI_AUK CORP.
KK74HC109A KODENSHI-KK74HC109A Datasheet
242Kb / 6P
   Dual J-K Flip-Flop with Set and Reset High-Performance Silicon-Gate CMOS
logo
IK Semicon Co., Ltd
IN74HC112A IKSEMICON-IN74HC112A Datasheet
233Kb / 6P
   Dual J-K Flip-Flop with Set and Reset High-Performance Silicon-Gate CMOS
IN74HC109A IKSEMICON-IN74HC109A Datasheet
230Kb / 6P
   Dual J-K Flip-Flop with Set and Reset High-Performance Silicon-Gate CMOS
logo
KODENSHI_AUK CORP.
KK74HCT109A KODENSHI-KK74HCT109A Datasheet
245Kb / 6P
   Dual J-K Flip-Flop with set and Reset High-Performance Silicon-Gate CMOS
KK74AC109 KODENSHI-KK74AC109 Datasheet
316Kb / 6P
   Dual J-K Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS
logo
Integral Corp.
IN74AC112 INTEGRAL-IN74AC112 Datasheet
179Kb / 5P
   Dual J-K Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS
logo
KODENSHI_AUK CORP.
KK74ACT109 KODENSHI-KK74ACT109 Datasheet
291Kb / 6P
   Dual J-K Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS
logo
IK Semicon Co., Ltd
IN74AC112 IKSEMICON-IN74AC112 Datasheet
223Kb / 6P
   Dual J-K Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS
IN74ACT112 IKSEMICON-IN74ACT112 Datasheet
219Kb / 6P
   Dual J-K Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS
More results


Html Pages

1 2 3 4 5 6


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com