CYP15G0403DXB
CYV15G0403DXB
CYW15G0403DXB
Document #: 38-02065 Rev. *F
Page 11 of 45
LFIA
LFIB
LFIC
LFID
LVTTL Output,
asynchronous
Link Fault Indication Output. LFIx is an output status indicator signal. LFIx is the
logical OR of six internal conditions. LFIx is asserted LOW when any of the following
conditions is true:
• Received serial data rate outside expected range
• Analog amplitude below expected levels
• Transition density lower than expected
• Receive channel disabled
•ULCx is LOW
• Absence of REFCLKx±.
Device Configuration and Control Bus Signals
WREN
LVTTL input,
asynchronous,
internal pull-up
Control Write Enable. The WREN input writes the values of the DATA[7:0] bus into
the latch specified by the address location on the ADDR[3:0] bus.[5]
ADDR[3:0]
LVTTL input
asynchronous,
internal pull-up
Control Addressing Bus. The ADDR[3:0] bus is the input address bus used to
configure the device. The WREN input writes the values of the DATA[7:0] bus into the
latch specified by the address location on the ADDR[3:0] bus.[5] Table 9 on page 20
lists the configuration latches within the device, and the initialization value of the
latches upon the assertion of RESET. Table 10 on page 24 shows how the latches
are mapped in the device.
DATA[7:0]
LVTTL input
asynchronous,
internal pull-up
Control Data Bus. The DATA[7:0] bus is the input data bus used to configure the
device. The WREN input writes the values of the DATA[7:0] bus into the latch
specified by address location on the ADDR[3:0] bus.[5 ] Table 9 lists the configuration
latches within the device, and the initialization value of the latches upon the assertion
of RESET. Table 10 shows how the latches are mapped in the device.
Internal Device Configuration Latches
RFMODE[A..D][1:0] Internal Latch[6]
Reframe Mode Select.
FRAMCHAR[A..D] Internal Latch[6]
Framing Character Select.
DECMODE[A..D]
Internal Latch[6]
Receiver Decoder Mode Select.
DECBYP[A..D]
Internal Latch[6]
Receiver Decoder Bypass.
RXCKSEL[A..D]
Internal Latch[6]
Receive Clock Select.
RXRATE[A..D]
Internal Latch[6]
Receive Clock Rate Select.
SDASEL[A..D][1:0] Internal Latch[6]
Signal Detect Amplitude Select.
ENCBYP[A..D]
Internal Latch[6]
Transmit Encoder Bypassed.
TXCKSEL[A..D]
Internal Latch[6]
Transmit Clock Select.
TXRATE[A..D]
Internal Latch[6]
Transmit PLL Clock Rate Select.
RFEN[A..D]
Internal Latch[6]
Reframe Enable.
RXPLLPD[A..D]
Internal Latch[6]
Receive Channel Power Control.
RXBIST[A..D]
Internal Latch[6]
Receive Bist Disabled.
TXBIST[A..D]
Internal Latch[6]
Transmit Bist Disabled.
OE2[A..D]
Internal Latch[6]
Differential Serial Output Driver 2 Enable.
OE1[A..D]
Internal Latch[6]
Differential Serial Output Driver 1 Enable.
Notes
5. See “Device Configuration and Control Interface” on page 20 for detailed information on the operation of the Configuration Interface.
6. See “Device Configuration and Control Interface” on page 20 for detailed information on the internal latches.
Pin Descriptions (continued)
CYP(V)(W)15G0403DXB Quad HOTLink II Transceiver
Name
I/O Characteristics Signal Description
[+] Feedback
[+] Feedback
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
