Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

IDT77V1264L200 Datasheet(PDF) 4 Page - Integrated Device Technology

Part # IDT77V1264L200
Description  Quad Port PHY (Physical Layer) for 25.6, 51.2, and 204.8 Mbps ATM Networks and Backplane Applications
Download  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

IDT77V1264L200 Datasheet(HTML) 4 Page - Integrated Device Technology

  IDT77V1264L200 Datasheet HTML 1Page - Integrated Device Technology IDT77V1264L200 Datasheet HTML 2Page - Integrated Device Technology IDT77V1264L200 Datasheet HTML 3Page - Integrated Device Technology IDT77V1264L200 Datasheet HTML 4Page - Integrated Device Technology IDT77V1264L200 Datasheet HTML 5Page - Integrated Device Technology IDT77V1264L200 Datasheet HTML 6Page - Integrated Device Technology IDT77V1264L200 Datasheet HTML 7Page - Integrated Device Technology IDT77V1264L200 Datasheet HTML 8Page - Integrated Device Technology IDT77V1264L200 Datasheet HTML 9Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 49 page
background image
4 of 49
December 2004
IDT77V1264L200
Signal Descriptions
Line Side Signals
Signal Name
Pin Number
I/O
Signal Description
RX0+,-
139, 138
In
Port 0 positive and negative receive differential input pair.
RX1+,-
133, 132
In
Port 1 positive and negative receive differential input pair.
RX2+,-
121, 120
In
Port 2 positive and negative receive differential input pair.
RX3+,-
115, 114
In
Port 3 positive and negative receive differential input pair.
TX0+,-
4, 3
Out
Port 0 positive and negative transmit differential output pair.
TX1+,-
144, 143
Out
Port 1 positive and negative transmit differential output pair.
TX2+,-
110, 109
Out
Port 2 positive and negative transmit differential output pair.
TX3+,-
106, 105
Out
Port 3 positive and negative transmit differential output pair.
Utility Bus Signals
Signal Name
Pin Number
I/O
Signal Description
AD[7:0]
101, 100, 99, 98, 96, 95, 94,
93
In/Out
Utility bus address/data bus. The address input is sampled on the falling edge of ALE. Data is output on this
bus when a read is performed. Input data is sampled at the completion of a write operation.
ALE
91
In
Utility bus address latch enable. Asynchronous input. An address on the AD bus is sampled on the falling
edge of ALE. ALE must be low when the AD bus is being used for data.
CS
90
Utility bus asynchronous chip select. CS must be asserted to read or write an internal register. It may remain
asserted at all times if desired
RD
89
In
Utility bus read enable. Active low asynchronous input. After latching an address, a read is performed by
deasserting WR and asserting RD and CS.
WR
88
In
Utility bus write enable. Active low asynchronous input. After latching an address, a write is performed by
deasserting RD, placing data on the AD bus, and asserting WR and CS. Data is sampled when WR or CS is
deasserted.
Miscellaneous Signals
Signal Name
Pin Number
I/O
Signal Description
DA
103
In
Reserved signal. This input must be connected to logic low.
INT
85
Out
Interrupt. INT is an open-drain output, driven low to indicate an interrupt. Once low, INT remains low until the
interrupt status in the appropriate interrupt Status Register is read. Interrupt sources are programmable via
the interrupt Mask Registers.
MM
6
In
Reserved signal. This input must be connected to logic low.
MODE[1:0]
7, 8
In
Mode Selects. They determine the configuration of the PHY/ATM interface. 00 = UTOPIA Level 2. 01 = UTO-
PIA Level 1. 10 = DPI. 11 is reserved.
OSC
126
In
TTL line rate clock source, driven by a 100 ppm oscillator. 32 MHz or 64 MHz.
RST
87
In
Reset. Active low asynchronous input resets all control logic, counters and FIFOs. A reset must be per-
formed after power up prior to normal operation of the part.
RXLED[3:0]
82, 81, 80, 79
Out
Receive LED drivers. Driven low for 223 cycles of OSC, beginning with RXSOC when that port receives a
good (non-null and non-errored) cell. Drives 8 mA both high and low. One per port.
RXREF
9
Out
Receive Reference. Active low, synchronous to OSC. RXREF pulses low for a programmable number of
clock cycles when an x_8 command byte is received. Register 0x40 is programmed to indicate which port is
referenced. Note that when operating the 77V1264L200 at 2x or 4x multiple of OSC (See Enhanced Control
2 Registers) the RXREF pulse width (See LED Driver and HEC Status/Control Registers) must be pro-
grammed to any value greater than the default for proper operation of RXREF.
Table 2 Signal Descriptions (Part 1 of 3)


Similar Part No. - IDT77V1264L200

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT77V126L200 IDT-IDT77V126L200 Datasheet
229Kb / 30P
   Single Port PHY (Physical Layer) for 25.6, 51.2, and 204.8 Mbps ATM Networks and Backplane Applications
IDT77V126L200TFI IDT-IDT77V126L200TFI Datasheet
229Kb / 30P
   Single Port PHY (Physical Layer) for 25.6, 51.2, and 204.8 Mbps ATM Networks and Backplane Applications
More results

Similar Description - IDT77V1264L200

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT77V126L200 IDT-IDT77V126L200 Datasheet
229Kb / 30P
   Single Port PHY (Physical Layer) for 25.6, 51.2, and 204.8 Mbps ATM Networks and Backplane Applications
IDT77V1254L25 IDT-IDT77V1254L25 Datasheet
840Kb / 47P
   Quad Port PHY (Physical Layer) for 25.6 and 51.2 ATM Networks
IDT77V1253 IDT-IDT77V1253 Datasheet
449Kb / 44P
   TRIPLE PORT PHY (PHYSICAL LAYER) FOR 25.6 AND 51.2 MBPS ATM NETWORKS
IDT77V106L25 IDT-IDT77V106L25 Datasheet
216Kb / 27P
   3.3V ATM PHY for 25.6 and 51.2 Mbps
IDT77V107 IDT-IDT77V107 Datasheet
325Kb / 24P
   Single ATM PHY for 25.6 and 51.2 Mbps with Utopia Level 2
IDT77105 IDT-IDT77105 Datasheet
335Kb / 24P
   PHY (TC-PMD) for 25.6 Mbps ATM Networks
logo
Bel Fuse Inc.
S558-5999-85 BEL-S558-5999-85 Datasheet
245Kb / 2P
   ATM 25.6 MBPS INTERFACEMODULE
logo
PMC-Sierra, Inc
PM5358 PMC-PM5358 Datasheet
39Kb / 2P
   Quad Channel OC-12c ATM and POS Physical Layer Device
logo
Bel Fuse Inc.
S553-1084-04 BEL-S553-1084-04 Datasheet
259Kb / 2P
   ATM 25.6 MBPS INTERFACE MODULE
S556-2006-32 BEL-S556-2006-32 Datasheet
224Kb / 2P
   ATM 25.6 MBPS FILTER MODULE
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com