Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C1332AV25-200BGC Datasheet(PDF) 9 Page - Cypress Semiconductor

Part # CY7C1332AV25-200BGC
Description  18-Mbit (512K x 36/1Mbit x 18) Pipelined Register-Register Late Write
Download  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1332AV25-200BGC Datasheet(HTML) 9 Page - Cypress Semiconductor

Back Button CY7C1332AV25-200BGC Datasheet HTML 5Page - Cypress Semiconductor CY7C1332AV25-200BGC Datasheet HTML 6Page - Cypress Semiconductor CY7C1332AV25-200BGC Datasheet HTML 7Page - Cypress Semiconductor CY7C1332AV25-200BGC Datasheet HTML 8Page - Cypress Semiconductor CY7C1332AV25-200BGC Datasheet HTML 9Page - Cypress Semiconductor CY7C1332AV25-200BGC Datasheet HTML 10Page - Cypress Semiconductor CY7C1332AV25-200BGC Datasheet HTML 11Page - Cypress Semiconductor CY7C1332AV25-200BGC Datasheet HTML 12Page - Cypress Semiconductor CY7C1332AV25-200BGC Datasheet HTML 13Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 19 page
background image
PRELIMINARY
CY7C1330AV25
CY7C1332AV25
Document No: 001-07844 Rev. *A
Page 9 of 19
TAP Controller Block Diagram
TAP Electrical Characteristics Over the Operating Range[7, 8, 9]
Parameter
Description
Test Conditions
Min.
Max.
Unit
VOH1
Output HIGH Voltage
IOH = −2.0 mA
1.7
V
VOH2
Output HIGH Voltage
IOH = −100 µA2.1
V
VOL1
Output LOW Voltage
IOL = 2.0 mA
0.7
V
VOL2
Output LOW Voltage
IOL = 100 µA0.2
V
VIH
Input HIGH Voltage
1.7
VDD + 0.3
V
VIL
Input LOW Voltage
–0.3
0.7
V
IX
Input and Output Load Current
GND
≤ V
I ≤ VDD
–5
5
µA
TAP AC Switching Characteristics Over the Operating Range [10, 11]
Parameter
Description
Min.
Max.
Unit
tTCYC
TCK Clock Cycle Time
50
ns
tTF
TCK Clock Frequency
20
MHz
tTH
TCK Clock HIGH
20
ns
tTL
TCK Clock LOW
20
ns
Set-up Times
tTMSS
TMS Set-up to TCK Clock Rise
5
ns
tTDIS
TDI Set-up to TCK Clock Rise
5
ns
tCS
Capture Set-up to TCK Rise
5
ns
Hold Times
tTMSH
TMS Hold after TCK Clock Rise
5
ns
tTDIH
TDI Hold after Clock Rise
5
ns
Notes:
7. Minimum voltage equals –2.0V for pulse durations of less than 20 ns.
8. Input waveform should have a slew rate of > 1 V/ns.
9. These characteristics pertain to the TAP inputs (TMS, TCK, TDI and TDO). Parallel load levels are specified in the Electrical Characteristics Table.
10. tCS and tCH refer to the set-up and hold time requirements of latching data from the boundary scan register.
11. Test conditions are specified using the load in TAP AC test conditions. tR/tF = 1 ns.
0
0
1
2
.
.
29
30
31
Boundary Scan Register
Identification Register
0
1
2
.
.
.
.
106
0
1
2
Instruction Register
Bypass Register
Selection
Circuitry
Selection
Circuitry
TAP Controller
TDI
TDO
TCK
TMS
[+] Feedback
[+] Feedback


Similar Part No. - CY7C1332AV25-200BGC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C133 CYPRESS-CY7C133 Datasheet
506Kb / 13P
   2K x 16 Dual-Port Static RAM
CY7C133-25 CYPRESS-CY7C133-25 Datasheet
506Kb / 13P
   2K x 16 Dual-Port Static RAM
CY7C133-25JC CYPRESS-CY7C133-25JC Datasheet
506Kb / 13P
   2K x 16 Dual-Port Static RAM
CY7C133-25JI CYPRESS-CY7C133-25JI Datasheet
506Kb / 13P
   2K x 16 Dual-Port Static RAM
CY7C133-35JC CYPRESS-CY7C133-35JC Datasheet
506Kb / 13P
   2K x 16 Dual-Port Static RAM
More results

Similar Description - CY7C1332AV25-200BGC

ManufacturerPart #DatasheetDescription
logo
GSI Technology
GS815018AB GSI-GS815018AB Datasheet
992Kb / 25P
   1M x 18, 512K x 36 18Mb Register-Register Late Write SRAM
GS8150V18AB GSI-GS8150V18AB Datasheet
797Kb / 25P
   1M x 18, 512K x 36 18Mb Register-Register Late Write SRAM
logo
Cypress Semiconductor
CY7C1380D CYPRESS-CY7C1380D Datasheet
469Kb / 29P
   18-Mbit (512K x 36/1M x 18) Pipelined SRAM
CY7C1380CV25 CYPRESS-CY7C1380CV25_04 Datasheet
510Kb / 33P
   18-Mbit (512K x 36/1M x 18) Pipelined SRAM
CY7C1380D CYPRESS-CY7C1380D_07 Datasheet
1Mb / 30P
   18-Mbit (512K x 36/1M x 18) Pipelined SRAM
CY7C1380DV25 CYPRESS-CY7C1380DV25 Datasheet
1Mb / 29P
   18-Mbit (512K x 36/1M x 18) Pipelined SRAM
CY7C1386D CYPRESS-CY7C1386D_07 Datasheet
1Mb / 30P
   18-Mbit (512K x 36/1 Mbit x 18) Pipelined DCD Sync SRAM
CY7C1387D CYPRESS-CY7C1387D Datasheet
481Kb / 29P
   18-Mbit (512K x 36/1 Mbit x 18) Pipelined DCD Sync SRAM
CY7C1360 CYPRESS-CY7C1360 Datasheet
895Kb / 34P
   9-Mbit (256K x 36/512K x 18) Pipelined SRAM
CY7C1360C CYPRESS-CY7C1360C Datasheet
423Kb / 31P
   9-Mbit (256K x 36/512K x 18) Pipelined SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com