Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C1257V18-375BZXC Datasheet(PDF) 9 Page - Cypress Semiconductor

Part # CY7C1257V18-375BZXC
Description  36-Mbit DDR-II SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency)
Download  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1257V18-375BZXC Datasheet(HTML) 9 Page - Cypress Semiconductor

Back Button CY7C1257V18-375BZXC Datasheet HTML 5Page - Cypress Semiconductor CY7C1257V18-375BZXC Datasheet HTML 6Page - Cypress Semiconductor CY7C1257V18-375BZXC Datasheet HTML 7Page - Cypress Semiconductor CY7C1257V18-375BZXC Datasheet HTML 8Page - Cypress Semiconductor CY7C1257V18-375BZXC Datasheet HTML 9Page - Cypress Semiconductor CY7C1257V18-375BZXC Datasheet HTML 10Page - Cypress Semiconductor CY7C1257V18-375BZXC Datasheet HTML 11Page - Cypress Semiconductor CY7C1257V18-375BZXC Datasheet HTML 12Page - Cypress Semiconductor CY7C1257V18-375BZXC Datasheet HTML 13Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 27 page
background image
CY7C1246V18
CY7C1257V18
CY7C1248V18
CY7C1250V18
Document Number: 001-06348 Rev. *C
Page 9 of 27
device along with data output. This signal is also edge aligned
with the echo clock and follows the timing of any data pin. This
signal is asserted half a cycle before valid data arrives.
Delay Lock Loop (DLL)
These chips use a DLL that is designed to function between
120 MHz and the specified maximum clock frequency. The
DLL may be disabled by applying ground to the DOFF pin.
When the DLL is turned off, the device behaves in DDR-I mode
(with 1.0 cycle latency and a longer access time). For more
information, refer to the application note, DLL Considerations
in QDRII/DDRII/QDRII+/DDRII+. The DLL can also be reset by
slowing or stopping the input clocks K and K for a minimum of
30 ns. However, it is not necessary for the DLL to be reset to
lock to the desired frequency. During power up, when the
DOFF is tied HIGH, the DLL gets locked after 2048 cycles of
stable clock.
Application Example
Figure 1 shows the use of two DDR-II+ in an application.
Figure 1. Application Example
Truth Table
The truth table for the CY7C1246V18, CY7C1257V18, CY7C1248V18, and CY7C1250V18 follows.[2, 3, 4, 5, 6, 7]
Operation
K
LD
R/W
DQ
DQ
Write Cycle:
Load address; wait one cycle; input write data on consecutive
K and K rising edges.
L-H
L
L
D(A) at K(t + 1)
D(A + 1) at K(t + 1)
Read Cycle: (2.0 cycle Latency)
Load address; wait two cycle; read data on consecutive K and
K rising edges.
L-H
L
H
Q(A) at K(t + 2)
Q(A + 1) at K(t + 2)
NOP: No Operation
L-H
H
X
High-Z
High-Z
Standby: Clock Stopped
Stopped
X
X
Previous State
Previous State
BUS
MASTER
(CPU or ASIC)
DQ
Addresses
Cycle Start
R/W
Source CLK
Source CLK
Echo Clock1/Echo Clock1
Echo Clock2/Echo Clock2
R = 250ohms
LD
R/W
DQ
A
SRAM#1
K
ZQ
CQ/CQ
K
R = 250ohms
LD
R/W
DQ
A
SRAM#2
K
ZQ
CQ/CQ
K
Notes
2. X = “Don’t Care,” H = Logic HIGH, L = Logic LOW,
↑ represents rising edge.
3. Device powers up deselected with the outputs in a tri-state condition.
4. “A” represents address location latched by the devices when transaction was initiated. A + 1 represents the address sequence in the burst.
5. “t” represents the cycle at which a read/write operation is started. t + 1 and t + 2 are the first and second clock cycles succeeding the “t” clock cycle.
6. Data inputs are registered at K and K rising edges. Data outputs are delivered on K and K rising edges.
7. Cypress recommends that K = K = HIGH when clock is stopped. This is not essential, but permits most rapid restart by overcoming transmission line charging
symmetrically.
[+] Feedback
[+] Feedback


Similar Part No. - CY7C1257V18-375BZXC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C12571KV18 CYPRESS-CY7C12571KV18 Datasheet
895Kb / 29P
   36-Mbit DDR II SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C1257KV18 CYPRESS-CY7C1257KV18 Datasheet
913Kb / 28P
   36-Mbit DDR II SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency)
More results

Similar Description - CY7C1257V18-375BZXC

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
RMQCHA3636DGBA RENESAS-RMQCHA3636DGBA_15 Datasheet
846Kb / 30P
   36-Mbit DDR??II SRAM 2-word Burst Architecture (2.0 Cycle Read latency)
logo
Cypress Semiconductor
CY7C1246KV18 CYPRESS-CY7C1246KV18 Datasheet
913Kb / 28P
   36-Mbit DDR II SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C12461KV18 CYPRESS-CY7C12461KV18 Datasheet
895Kb / 29P
   36-Mbit DDR II SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C1266KV18 CYPRESS-CY7C1266KV18 Datasheet
919Kb / 28P
   36-Mbit DDR II SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency)
logo
Renesas Technology Corp
RMQCLA3636DGBA RENESAS-RMQCLA3636DGBA Datasheet
885Kb / 30P
   36-Mbit DDR™ II SRAM 2-word Burst Architecture (2.0 Cycle Read latency)
Dec. 01, 2014
RMQCHA3636DGBA RENESAS-RMQCHA3636DGBA Datasheet
846Kb / 30P
   36-Mbit DDR™ II SRAM 2-word Burst Architecture (2.0 Cycle Read latency)
Dec. 01, 2014
RMQCBA3636DGBA RENESAS-RMQCBA3636DGBA_15 Datasheet
849Kb / 30P
   36-Mbit DDR??II SRAM 2-word Burst Architecture (2.5 Cycle Read latency)
logo
Cypress Semiconductor
CY7C1266V18 CYPRESS-CY7C1266V18 Datasheet
1Mb / 27P
   36-Mbit DDR-II SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1546KV18 CYPRESS-CY7C1546KV18 Datasheet
959Kb / 31P
   72-Mbit DDR II SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C12661KV18 CYPRESS-CY7C12661KV18 Datasheet
903Kb / 30P
   36-Mbit DDR II SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency)
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com