CY7C1046DV33
Document #: 38-05611 Rev. *B
Page 3 of 8
AC Test Loads and Waveforms[4]
AC Switching Characteristics Over the Operating Range[5]
Parameter
Description
-10
Unit
Min.
Max.
Read Cycle
tpower
[6]
VCC(typical) to the first access
100
µs
tRC
Read Cycle Time
10
ns
tAA
Address to Data Valid
10
ns
tOHA
Data Hold from Address Change
3
ns
tACE
CE LOW to Data Valid
10
ns
tDOE
OE LOW to Data Valid
5
ns
tLZOE
OE LOW to Low-Z[8]
0ns
tHZOE
OE HIGH to High-Z[7, 8]
5ns
tLZCE
CE LOW to Low-Z[8]
3ns
tHZCE
CE HIGH to High-Z[7, 8]
5ns
tPU
CE LOW to Power-up
0
ns
tPD
CE HIGH to Power-Down
10
ns
Write Cycle[9, 10]
tWC
Write Cycle Time
10
ns
tSCE
CE LOW to Write End
7
ns
tAW
Address Set-up to Write End
7
ns
tHA
Address Hold from Write End
0
ns
tSA
Address Set-up to Write Start
0
ns
tPWE
WE Pulse Width
7
ns
tSD
Data Set-up to Write End
5
ns
tHD
Data Hold from Write End
0
ns
tLZWE
WE HIGH to Low-Z[8]
3ns
tHZWE
WE LOW to High-Z[7, 8]
5ns
Notes:
4. AC characteristics (except High-Z) are tested using the load conditions shown in (a). High-Z characteristics are tested for all speeds using the test load shown
in (c).
5. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V.
6. tPOWER gives the minimum amount of time that the power supply should be at stable, typical VCC values until the first memory access can be performed.
7. tHZOE, tHZCE, and tHZWE are specified with a load capacitance of 5 pF as in part (c) of AC Test Loads. Transition is measured when the outputs enter a high
impedance state.
8. At any given temperature and voltage condition, tHZCE is less than tLZCE, tHZOE is less than tLZOE, and tHZWE is less than tLZWE for any given device.
9. The internal Write time of the memory is defined by the overlap of CE LOW, and WE LOW. CE and WE must be LOW to initiate a Write, and the transition of either
of these signals can terminate the Write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the Write.
10. The minimum Write cycle time for Write Cycle no. 3 (WE controlled, OE LOW) is the sum of tHZWE and tSD.
90%
10%
3.0V
GND
90%
10%
ALL INPUT PULSES
* capacitive load consists
of all components of the
test environment
(b)
Rise Time: 1 V/ns
Fall Time: 1 V/ns
30 pF*
OUTPUT
Z=50 Ω
50
Ω
1.5V
(a)
3.3V
OUTPUT
5 pF
(c)
R 317 Ω
R2
351
Ω
High-Z characteristics:
[+] Feedback
[+] Feedback
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
