Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

IDT70T3719M Datasheet(PDF) 10 Page - Integrated Device Technology

Part # IDT70T3719M
Description  HIGH-SPEED 2.5V 256/128K x 72 SYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE
Download  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

IDT70T3719M Datasheet(HTML) 10 Page - Integrated Device Technology

Back Button IDT70T3719M Datasheet HTML 6Page - Integrated Device Technology IDT70T3719M Datasheet HTML 7Page - Integrated Device Technology IDT70T3719M Datasheet HTML 8Page - Integrated Device Technology IDT70T3719M Datasheet HTML 9Page - Integrated Device Technology IDT70T3719M Datasheet HTML 10Page - Integrated Device Technology IDT70T3719M Datasheet HTML 11Page - Integrated Device Technology IDT70T3719M Datasheet HTML 12Page - Integrated Device Technology IDT70T3719M Datasheet HTML 13Page - Integrated Device Technology IDT70T3719M Datasheet HTML 14Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 25 page
background image
6.42
IDT70T3719/99M
Advanced
High-Speed 2.5V 256/128K x 72 Dual-Port Synchronous Static RAM
Industrial and Commercial Temperature Ranges
10
AC Electrical Characteristics Over the Operating Temperature Range
(Read and Write Cycle Timing) (2,3) (VDD = 2.5V ± 100mV, TA = 0°C to +70°C)
NOTES:
1. The Pipelined output parameters (tCYC2, tCD2) apply to either or both left and right ports when
FT/PIPEX = VDD (2.5V). Flow-through parameters (tCYC1, tCD1)
apply when
FT/PIPE = Vss (0V) for that port.
2. All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (
OE), FT/PIPE and OPT. FT/PIPE and OPT should be
treated as DC signals, i.e. steady state during operation.
3. These values are valid for either level of VDDQ (3.3V/2.5V). See page 6 for details on selecting the desired operating voltage levels for each port.
4. Guaranteed by design (not production tested).
70T3719/99M
S166
Com'l
Only
70T3719/99M
S133
Com'l
& Ind
Symbol
Parameter
Min.Max.Min.Max.
Unit
tCYC1
Clock Cycle Time (Flow-Through)(1)
20
____
25
____
ns
tCYC2
Clock Cycle Time (Pipelined)(1)
6
____
7.5
____
ns
tCH1
Clock High Time (Flow-Through)
(1)
8
____
10
____
ns
tCL1
Clock Low Time (Flow-Through)
(1)
8
____
10
____
ns
tCH2
Clock High Time (Pipelined)
(2)
2.4
____
3
____
ns
tCL2
Clock Low Time (Pipelined)(1)
2.4
____
3
____
ns
tSA
Address Setup Time
1.7
____
1.8
____
ns
tHA
Address Hold Time
0.5
____
0.5
____
ns
tSC
Chip Enable Setup Time
1.7
____
1.8
____
ns
tHC
Chip Enable Hold Time
0.5
____
0.5
____
ns
tSB
Byte Enable Setup Time
1.7
____
1.8
____
ns
tHB
Byte Enable Hold Time
0.5
____
0.5
____
ns
tSW
R/W Setup Time
1.7
____
1.8
____
ns
tHW
R/W Hold Time
0.5
____
0.5
____
ns
tSD
Input Data Setup Time
1.7
____
1.8
____
ns
tHD
Input Data Hold Time
0.5
____
0.5
____
ns
tSAD
ADS Setup Time
1.7
____
1.8
____
ns
tHAD
ADS Hold Time
0.5
____
0.5
____
ns
tSCN
CNTEN Setup Time
1.7
____
1.8
____
ns
tHCN
CNTEN Hold Time
0.5
____
0.5
____
ns
tSRPT
REPEAT Setup Time
1.7
____
1.8
____
ns
tHRPT
REPEAT Hold Time
0.5
____
0.5
____
ns
tOE
Output Enable to Data Valid
____
4.4
____
4.6
ns
tOLZ
(4)
Output Enable to Output Low-Z
1
____
1
____
ns
tOHZ(4)
Output Enable to Output High-Z
1
3.6
1
4.2
ns
tCD1
Clock to Data Valid (Flow-Through)(1)
____
12
____
15
ns
tCD2
Clock to Data Valid (Pipelined)
(1)
____
3.6
____
4.2
ns
tDC
Data Output Hold After Clock High
1
____
1
____
ns
tCKHZ
(4)
Clock High to Output High-Z
1
3.6
1
4.2
ns
tCKLZ(4)
Clock High to Output Low-Z
1
____
1
____
ns
tINS
Interrupt Flag Set Time
____
7
____
7ns
tINR
Interrupt Flag Reset Time
____
7
____
7ns
tCOLS
Collision Flag Set Time
____
3.6
____
4.2
ns
tCOLR
Collision Flag Reset Time
____
3.6
____
4.2
ns
tZZSC
Sleep Mode Set Cycles
2
____
2
____
cycles
tZZRC
Sleep Mode Recovery Cycles
3
____
3
____
cycles
Port-to-Port Delay
tCO
Clock-to-Clock Offset
5
____
6
____
ns
tOFS
Clock-to-Clock Offset for Collision Detection
Please refer to collision Detection Timing Table
on Page 19.
5687 tbl 12


Similar Part No. - IDT70T3719M

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT70T3719M IDT-IDT70T3719M Datasheet
240Kb / 25P
   HIGH-SPEED 2.5V 256/128K x 72 SYNCHRONOUS DUAL-PORT STATIC RAM
IDT70T3719M IDT-IDT70T3719M Datasheet
345Kb / 25P
   HIGH-SPEED SYNCHRONOUS DUAL-PORT STATIC RAM
More results

Similar Description - IDT70T3719M

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
70T3719 RENESAS-70T3719 Datasheet
605Kb / 26P
   HIGH-SPEED 2.5V 256/128K x 72 SYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE
NOVEMBER 2019
70T3339 RENESAS-70T3339 Datasheet
628Kb / 28P
   HIGH-SPEED 2.5V 512/256/128K X 18 SYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE
NOVEMBER 2019
logo
Integrated Device Techn...
IDT70T3399 IDT-IDT70T3399 Datasheet
485Kb / 28P
   HIGH-SPEED 2.5V 512/256/128K X 18 SYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE
logo
Renesas Technology Corp
70V3319 RENESAS-70V3319 Datasheet
544Kb / 24P
   HIGH-SPEED 3.3V 256/128K x 18 SYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE
NOVEMBER 2019
logo
Integrated Device Techn...
IDT70T3719M IDT-IDT70T3719M Datasheet
240Kb / 25P
   HIGH-SPEED 2.5V 256/128K x 72 SYNCHRONOUS DUAL-PORT STATIC RAM
IDT70V3319 IDT-IDT70V3319 Datasheet
348Kb / 23P
   HIGH-SPEED 3.3V 256/128K x 18 SYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE
logo
Renesas Technology Corp
70T3519 RENESAS-70T3519 Datasheet
619Kb / 30P
   HIGH-SPEED 2.5V 256/128/64K x 36 SYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE
NOVEMBER 2019
logo
Integrated Device Techn...
IDT70T651 IDT-IDT70T651 Datasheet
344Kb / 27P
   HIGH-SPEED 2.5V 256/128K x 36 ASYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V 0R 2.5V INTERFACE
IDT70T3519 IDT-IDT70T3519 Datasheet
432Kb / 28P
   HIGH-SPEED 2.5V 256/128/64K x 36 SYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE
logo
Renesas Technology Corp
70T651 RENESAS-70T651 Datasheet
431Kb / 29P
   HIGH-SPEED 2.5V 256/128K x 36 ASYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V 0R 2.5V INTERFACE
MAY 2019
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com