Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C129EV18 Datasheet(PDF) 5 Page - Cypress Semiconductor

Part # CY7C129EV18
Description  RAM9 QDR-I/DDR-I/QDR-II/DDR- II Errata
Download  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C129EV18 Datasheet(HTML) 5 Page - Cypress Semiconductor

  CY7C129EV18 Datasheet HTML 1Page - Cypress Semiconductor CY7C129EV18 Datasheet HTML 2Page - Cypress Semiconductor CY7C129EV18 Datasheet HTML 3Page - Cypress Semiconductor CY7C129EV18 Datasheet HTML 4Page - Cypress Semiconductor CY7C129EV18 Datasheet HTML 5Page - Cypress Semiconductor CY7C129EV18 Datasheet HTML 6Page - Cypress Semiconductor CY7C129EV18 Datasheet HTML 7Page - Cypress Semiconductor CY7C129EV18 Datasheet HTML 8Page - Cypress Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 5 / 8 page
background image
Document #: 001-06217 Rev. *C
Page 5 of 8
In systems where multiple SRAMs with multiple RPS# lines are used, a dummy read operation will have to be
performed on every SRAM on the board. Below is an example sequence of events that can be performed
before valid access can be performed on the SRAM.
1) Initialize the Memory Controller
2) Assert RPS# Low for each of the memory devices
Note:
For all devices with x9 bus configuration, the following sequence needs to be performed:
1) For the 72M / 36M / 18M x9 devices drive address pin A2 / A10 / A3 low respectively and perform dummy
read.
2) For the 72M / 36M / 18M x9 devices drive address pin A2 / A10 / A3 high respectively and perform dummy
read.
If the customer has the trigger conditions met during normal access to the memory then there is no workaround
at this point.
•FIX STATUS
The fix has been implemented on the new revision and is now available. The new revision is an increment of
the existing revision. Please refer to Table 4 for the list of devices affected, current revision and the new
revision after the fix.
3. JTAG Mode Issue
• ISSUE DEFINITION
If the input clock (K Clock) is left floating when the device is in JTAG mode, spurious high frequency noise on
this input can be interpreted by the device as valid clocks. This could cause the impedance matching circuitry
(ZQ) on the QDR/DDR devices to periodically load itself with incorrect values. These incorrect values in the
ZQ register could force the outputs into a High-Impedance state. The ZQ circuitry requires at least 1000 valid
K clock cycles to drive the outputs from high impedance to low impedance levels.
• PARAMETERS AFFECTED
Figure 4. Dummy Read Implementation
/K
A
CE
Q(A)
Q(A+1)
Q(C)
Q(C+1)
Q(E)
Q(E+1)
G
K
/RPS
Address
DataOut (Q)
A
CE
DQ(A)
DQ
(A+1)
DQ(C)
DQ
(C+1)
DQ(E)
DQ
(E+1)
G
WE#
Address
DataOut (Q)
Dummy Read
QDRII Operation
DDRII Operation
/K
A
CE
Q(A)
Q(A+1)
Q(C)
Q(C+1)
Q(E)
Q(E+1)
G
K
/RPS
Address
DataOut (Q)
A
CE
DQ(A)
DQ
(A+1)
DQ(C)
DQ
(C+1)
DQ(E)
DQ
(E+1)
G
WE#
Address
DataOut (Q)
Dummy Read
QDRII Operation
DDRII Operation


Similar Part No. - CY7C129EV18

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1292DV18 CYPRESS-CY7C1292DV18 Datasheet
993Kb / 23P
   9-Mbit QDR- II??SRAM 2-Word Burst Architecture
CY7C1292DV18-167BZC CYPRESS-CY7C1292DV18-167BZC Datasheet
993Kb / 23P
   9-Mbit QDR- II??SRAM 2-Word Burst Architecture
CY7C1292DV18-167BZI CYPRESS-CY7C1292DV18-167BZI Datasheet
993Kb / 23P
   9-Mbit QDR- II??SRAM 2-Word Burst Architecture
CY7C1292DV18-167BZXC CYPRESS-CY7C1292DV18-167BZXC Datasheet
993Kb / 23P
   9-Mbit QDR- II??SRAM 2-Word Burst Architecture
CY7C1292DV18-167BZXI CYPRESS-CY7C1292DV18-167BZXI Datasheet
993Kb / 23P
   9-Mbit QDR- II??SRAM 2-Word Burst Architecture
More results

Similar Description - CY7C129EV18

ManufacturerPart #DatasheetDescription
logo
Intersil Corporation
LP2998 INTERSIL-LP2998 Datasheet
338Kb / 18P
   DDR-II and DDR-I Termination Regulator
logo
ON Semiconductor
NCP5208 ONSEMI-NCP5208 Datasheet
82Kb / 10P
   DDR-I/II Termination Regulator
February, 2004 ??Rev. 3
logo
Global Mixed-mode Techn...
G2996 GMT-G2996 Datasheet
282Kb / 13P
   DDR I/II Termination Regulator
logo
Texas Instruments
LP2998MRX TI-LP2998MRX Datasheet
1Mb / 26P
[Old version datasheet]   LP2998 DDR-I and DDR-II Termination Regulator
logo
Integrated Device Techn...
ICS9P935 IDT-ICS9P935 Datasheet
197Kb / 13P
   DDR I/DDR II Phase Lock Loop Zero Delay Buffer
9P935AFLF IDT-9P935AFLF Datasheet
197Kb / 13P
   DDR I/DDR II Phase Lock Loop Zero Delay Buffer
logo
Renesas Technology Corp
ICS9P935 RENESAS-ICS9P935 Datasheet
330Kb / 14P
   DDR I/DDR II Phase Lock Loop Zero Delay Buffer
2019
logo
California Micro Device...
CM3121 CALMIRCO-CM3121 Datasheet
219Kb / 11P
   Dual Linear Voltage Regulator for DDR-I and DDR-II Memory
logo
Exar Corporation
XRP2997 EXAR-XRP2997 Datasheet
514Kb / 8P
   2A DDR I/II/III Bus Termination Regulator
XRP2997 EXAR-XRP2997_12 Datasheet
614Kb / 8P
   2A DDR I/II/III Bus Terminatio nRegulator
More results


Html Pages

1 2 3 4 5 6 7 8


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com