Electronic Components Datasheet Search |
|
CS4344-DZZ Datasheet(PDF) 11 Page - Cirrus Logic |
|
CS4344-DZZ Datasheet(HTML) 11 Page - Cirrus Logic |
11 / 24 page DS613F1 11 CS4344/5/6/8 3. TYPICAL CONNECTION DIAGRAM Figure 6. Recommended Connection Diagram DEM/SCLK 8 Audio Data Processor External Clock MCLK AGND AOUTR CS4344 CS4345 CS4346 CS4348 SDIN LRCK VA AOUTL 3 1 2 4 9 0.1 µF + 1µF 7 Left Audio Output 10 Right Audio Output +3.3 V to +5 V 3.3 µF 10 k Ω C 470 Ω + R + 470 C= 4 πFs(R 470) Rext 3.3 µF 10 k Ω C 470 Ω + Rext ext ext 0.1 µF 10 µF *3.3 µF 6 VQ FILT+ 5 Note* Note* = This circuitry is intended for applications where the CS4344/5/6/8 connects directly to an unbalanced output of the design. For internal routing applications please see the DAC analog output characteristics for loading limitations. For best 20 kHz response µF *10 *Popguard ramp can be adjusted by selecting this capacitor value to be 3.3 µF to give 250 ms ramp time or 10 µF to give a 420 ms ramp time. or |
Similar Part No. - CS4344-DZZ |
|
Similar Description - CS4344-DZZ |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |