Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7B991-5JCT Datasheet(PDF) 8 Page - Cypress Semiconductor

Part # CY7B991-5JCT
Description  Programmable Skew Clock Buffer
Download  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7B991-5JCT Datasheet(HTML) 8 Page - Cypress Semiconductor

Back Button CY7B991-5JCT Datasheet HTML 4Page - Cypress Semiconductor CY7B991-5JCT Datasheet HTML 5Page - Cypress Semiconductor CY7B991-5JCT Datasheet HTML 6Page - Cypress Semiconductor CY7B991-5JCT Datasheet HTML 7Page - Cypress Semiconductor CY7B991-5JCT Datasheet HTML 8Page - Cypress Semiconductor CY7B991-5JCT Datasheet HTML 9Page - Cypress Semiconductor CY7B991-5JCT Datasheet HTML 10Page - Cypress Semiconductor CY7B991-5JCT Datasheet HTML 11Page - Cypress Semiconductor CY7B991-5JCT Datasheet HTML 12Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 19 page
background image
CY7B991
CY7B992
Document Number: 38-07138 Rev. *B
Page 8 of 19
Switching Characteristics Over the Operating Range[2, 13]
CY7B991–2[14]
CY7B992–2[14]
Parameter
Description
Min
Typ
Max
Min
Typ
Max
Unit
fNOM
Operating Clock
Frequency in MHz
FS = LOW[1, 2]
15
30
15
30
MHz
FS = MID[1, 2]
25
50
25
50
FS = HIGH[1, 2 , 3]
40
80
40
80[15]
tRPWH
REF Pulse Width HIGH
5.0
5.0
ns
tRPWL
REF Pulse Width LOW
5.0
5.0
ns
tU
Programmable Skew Unit
See Table 1
tSKEWPR
Zero Output Matched-Pair Skew
(XQ0, XQ1)[16, 17]
0.05
0.20
0.05
0.20
ns
tSKEW0
Zero Output Skew (All Outputs)[16, 18,19]
0.1
0.25
0.1
0.25
ns
tSKEW1
Output Skew (Rise-Rise, Fall-Fall, Same
Class Outputs)[16, 19]
0.25
0.5
0.25
0.5
ns
tSKEW2
Output Skew (Rise-Fall, Nominal-Inverted,
Divided-Divided)[16, 19]
0.3
0.5
0.3
0.5
ns
tSKEW3
Output Skew (Rise-Rise, Fall-Fall, Different
Class Outputs)[16, 19]
0.25
0.5
0.25
0.5
ns
tSKEW4
Output Skew (Rise-Fall, Nominal-Divided,
Divided-Inverted)[16, 19]
0.5
0.9
0.5
0.7
ns
tDEV
Device-to-Device Skew[14, 21]
0.75
0.75
ns
tPD
Propagation Delay, REF Rise to FB Rise
–0.25
0.0
+0.25
–0.25
0.0
+0.25
ns
tODCV
Output Duty Cycle Variation[22]
–0.65
0.0
+0.65
–0.5
0.0
+0.5
ns
tPWH
Output HIGH Time Deviation from 50%[23, 24]
2.0
3.0
ns
tPWL
Output LOW Time Deviation from 50%[23, 24]
1.5
3.0
ns
tORISE
Output Rise Time[23, 25]
0.15
1.0
1.2
0.5
2.0
2.5
ns
tOFALL
Output Fall Time[23, 25]
0.15
1.0
1.2
0.5
2.0
2.5
ns
tLOCK
PLL Lock Time[26]
0.5
0.5
ms
tJR
Cycle-to-Cycle Output
Jitter
RMS[14]
25
25
ps
Peak-to-Peak[14]
200
200
ps
Notes
12. CMOS output buffer current and power dissipation specified at 50 MHz reference frequency.
13. Test measurement levels for the CY7B991 are TTL levels (1.5V to 1.5V). Test measurement levels for the CY7B992 are CMOS levels (VCC/2 to VCC/2). Test
conditions assume signal transition times of 2 ns or less and output loading as shown in the AC Test Loads and Waveforms unless otherwise specified.
14. Guaranteed by statistical correlation. Tested initially and after any design or process changes that affect these parameters.
15. Except as noted, all CY7B992–2 and –5 timing parameters are specified to 80 MHz with a 30 pF load.
16. SKEW is defined as the time between the earliest and the latest output transition among all outputs for which the same tU delay is selected when all are loaded
with 50 pF and terminated with 50
Ω to 2.06V (CY7B991) or VCC/2 (CY7B992).
17. tSKEWPR is defined as the skew between a pair of outputs (XQ0 and XQ1) when all eight outputs are selected for 0tU.
18. tSKEW0 is defined as the skew between outputs when they are selected for 0tU. Other outputs are divided or inverted but not shifted.
19. CL=0 pF. For CL=30 pF, tSKEW0=0.35 ns.
20. There are three classes of outputs: Nominal (multiple of tU delay), Inverted (4Q0 and 4Q1 only with 4F0 = 4F1 = HIGH), and Divided (3Qx and 4Qx only in
Divide-by-2 or Divide-by-4 mode).
21. tDEV is the output-to-output skew between any two devices operating under the same conditions (VCC ambient temperature, air flow, and so on.)
22. tODCV is the deviation of the output from a 50% duty cycle. Output pulse width variations are included in tSKEW2 and tSKEW4 specifications.
23. Specified with outputs loaded with 30 pF for the CY7B99X–2 and –5 devices and 50 pF for the CY7B99X–7 devices. Devices are terminated through 50
Ω to
2.06V (CY7B991) or VCC/2 (CY7B992).
24. tPWH is measured at 2.0V for the CY7B991 and 0.8 VCC for the CY7B992. tPWL is measured at 0.8V for the CY7B991 and 0.2 VCC for the CY7B992.
25. tORISE and tOFALL measured between 0.8V and 2.0V for the CY7B991 or 0.8VCC and 0.2VCC for the CY7B992.
26. tLOCK is the time that is required before synchronization is achieved. This specification is valid only after VCC is stable and within normal operating limits.
This parameter is measured from the application of a new signal or frequency at REF or FB until tPD is within specified limits.


Similar Part No. - CY7B991-5JCT

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7B991-5JC CYPRESS-CY7B991-5JC Datasheet
288Kb / 15P
   Programmable Skew Clock Buffer
More results

Similar Description - CY7B991-5JCT

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7B991.2JC CYPRESS-CY7B991.2JC Datasheet
519Kb / 19P
   Programmable Skew Clock Buffer
CY7B9911 CYPRESS-CY7B9911_07 Datasheet
392Kb / 13P
   Programmable Skew Clock Buffer
CY7B991 CYPRESS-CY7B991_11 Datasheet
520Kb / 21P
   Programmable Skew Clock Buffer
CY7B991 CYPRESS-CY7B991 Datasheet
288Kb / 15P
   Programmable Skew Clock Buffer
CY7B9911 CYPRESS-CY7B9911_08 Datasheet
491Kb / 13P
   Programmable Skew Clock Buffer
logo
Exar Corporation
XRK4993 EXAR-XRK4993 Datasheet
268Kb / 13P
   3.3V PROGRAMMABLE SKEW CLOCK BUFFER
logo
Cypress Semiconductor
CY7B9911 CYPRESS-CY7B9911 Datasheet
244Kb / 12P
   Programmable Skew Clock Buffer (PSCB)
logo
Maxwell Technologies
7B991 MAXWELL-7B991 Datasheet
253Kb / 17P
   Programmable Skew Clock Buffer (PSCB)
logo
Cypress Semiconductor
CY7C9915 CYPRESS-CY7C9915 Datasheet
309Kb / 14P
   3.3V Programmable Skew Clock Buffer
CY7B991V CYPRESS-CY7B991V Datasheet
528Kb / 13P
   Low Voltage Programmable Skew Clock Buffer
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com